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Problem description
The main objectives of this work is to model and analyze diﬀerent topologies for a
Continuous-Time ∆Σ A/D converter and make an informed decision on the opti-
mal architecture, with respect to eﬃciency, for a given set of system requirements.
The performance requirements are listed below
 2.5 MHz input signal bandwidth, equivalent to 5 MS/s
 74 dB SNDR, equivalent to 12 bits resolution
 84 dB SFDR
 Application: Communication
The basis of this work rest on the development and results achieved in a project
by the author documented the fall of 2010[1].
Assignment given: February 1, 2011
Supervisors: Ivar Løkken, Hittite Microwave Corporation and Trond
Ytterdal, NTNU

Abstract
This work documents the important design considerations and highlevel de-
velopment of an eﬃcient Continuous-Time ∆Σ A/D converter for given system
requirements. Projecting characteristics is especially essential in the design of the
option-versatile ∆Σ converter and involves both advanced control and signaling
theory, in addition to circuit and system design. Thus, extensive simulations was
carried out through synthesis and behavioral modelling.
Synthesis was performed using R. Schreiers ∆Σ toolbox while modelling was
done using the framework of Cadence with Virtuoso and Spectre. Behav-
ioral modelling was based on the mixed-signaling language VerilogA. A list of
candidates, meeting the performance requirements set, was formed from synthesis
and two modulator architectures stood out; a multi-bit 3rd order and a single-bit
5th order, both with an oversampling ratio of 32. Both feedback and feedforward
loop ﬁlter structures were analyzed.
A useful and powerful analysis was carried out to characterize and quantify the
impact of location on nonidealities in ∆Σ modulators. The model was prepared
for veriﬁcation, helping to analyze, characterize and specify crucial parts of each
structure. Decisive nonidealities, such as excess loop delay, ﬁnite DC gain, limited
GBW, circuit noise and their inﬂuence on the overall modulator were included
and examined. From this, a speciﬁcation for the integrators as well as a prelimi-
nary noise and power budget was established.
The ﬁnal result ends in a realistic environment capable of analyzing diﬀerent
types of CT∆Σ structures and making an informed decision on the most opti-
mal and suitable conﬁguration. Results from synthesis and behavioral modelling
showed a great correspondance between the results obtained in each part. After
an iterative process of evaluating performance among other metrics with nonideal
eﬀects, the best architecture was found to be the 3rd order multi-bit feedback
modulator, which achieved all of the requirements while consuming 3724 µW.
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11 Introduction
In the rapidly increasing market for portable and low-powered devices for commu-
nication and consumer electronics, the shift of functionality to the digital domain
and the resulting relocation of the analog-to-digital interface to the front-end,
has led to increased interest in development of the indispensable analog-to-digital
converter(ADC). The growing trend of placing data conversion closer to the sys-
tem front-ends and let clever and technology-scaling digital circuitry dominate,
reduces the overall power dissipation, however at the cost of increased design
challenges as the stringent demands of the ADC get higher. High-resolution,
wide bandwidth and low-power are some of the most desirable converter proper-
ties in todays electronic industry. The contradicting desire/request of converters
operating at an even higher data throughput whilst consuming even less power
is of major interest. Signiﬁcant eﬀort has been made to create power eﬃcient
converter interfaces meeting the demands of the next generation of wireless com-
munication. Anticipated requirements for bandwidth in the next generation of
receivers, are in the tens of MHz range with a dynamic range of at least 10 bits[4].
Low-power Continuous-Time(CT) Delta-Sigma(∆Σ) ADCs have been given
increased attention recently, resulting in rapid performance increase in both pub-
lished literature and the market. Oversampled and noise-shaping converters pro-
vide highly desirable beneﬁts with respect to their traditional ADC counterparts[1].
Compared to the commonly used Nyquist pipeline conversion employed at analog
receiver front-ends, oversampling ∆Σ converters trade signal processing complex-
ity with relaxed requirements for analog components[3]. In comparison to their
well proven and established Discrete-Time(DT) counterparts, mainly two, often
claimed, unique beneﬁts apply to the CT∆Σ converter. First, the well known
property of possessing an inherent anti-aliasing ﬁlter(AAF) potentially enables
the possibility of eliminating or at least signiﬁcantly reduce the AAF that is
typically preceding other ADCs. Secondly, in contrast to the clock rate being
limited by settling-time constraints, thus limit the sampling frequency resulting
in a narrow bandwidth from oversampling, the clock rate in CT∆Σ is theoretical
only limited by the speed of the internal quantizer and feedback digital-to-analog
converters(DACs). In practice, CT∆Σ can convert and digitize signals in the
tens of MHz range while DT still lacks this ability[5]. The overall result; reduced
system complexity and power while simultaneously relaxing the requirements on
ﬁlters and accurate sample-and-hold(S/H) circuitry.
However, although these beneﬁts combined typically yield an exceptionally
eﬀective ADC, CT∆Σ's also suﬀer from unique nonidealities such as the un-
avoidable excess loop delay and fundamental circuit limitations such as noise, all
of which need to be accounted for. The foundation of this work come from the
investigating study performed in [1] by the author, suggesting a CT∆Σ ADC
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to be the most eﬀective architecture for the performance requirements provided.
Although published literature describes several diﬀerent implementations of the
∆Σ modulator, to limit the range of candidates, only traditional, modulator
structures are investigated.
1.1 Outline of thesis
The rest of section 1 contains motivation and speciﬁc CT∆Σ problems encoun-
tered, as well as some literature background. Section 2 contains a brief theoretical
overview of the fundamental mechanisms and aspects in ∆Σ converters. Section
3 include noise considerations and analysis speciﬁc for CT∆Σ converters, used
to develop a realistic model. Next, sections 4 and 5 describe and summerize
the methods and results obtained from the synthesis and the behavioral mod-
elling. Finally, section 6 discuss the ﬁndings before concluding in section 7. Final
considerations and remarks are given in section 8.
1.2 Motivation
A common issue in communication applications is the strong spectral components
close to the carrier frequency. This problem necessitates1 a highperformance
AAF in order to minimize their impact when folding back into the signal band
during sampling. By having features such as inherent anti-aliasing and high
bandwidth capabilities, in addition to the common ∆Σ characteristics of noise-
shaping and oversampling, CT∆Σ converters are geared towards and have become
the choice for many wired and wireless communication applications.
However, although the beneﬁts of CT∆Σ converters are desirable for commu-
nication systems, the design procedure typically involves more eﬀort in modelling
and analysis then normal Nyquist converters. Advanced control theory and sig-
nal processing is a large part of the design process and needs to be extensively
examined to ensure proper operation and help determine block requirements of
the ﬁnal design. Compared to the DT∆Σ architecture, eﬀects such as high sen-
sitivity to clock jitter, feedback loop delay and large component variations give
the designer additional challenges.
Normal design procedure of CT∆Σ modulators makes use of the equivalence
between a CT modulator and a ﬁlter followed by a DT modulator. By construct-
ing a DT prototype, one can transform it to CT by making sure the noise transfer
functions(NTFs) are equivalent. In order to achieve this goal, the DT's impulse
response must match the CT's sampled response which leads to the two systems
implementing the same noise transfer functions. This is commonly done using
1Recall that the Nyquist theorem demands the sampling of any signal to performed at least
at twice the signal bandwidth to avoid loss
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the impulse-invariant transformation[2, 6]. This is also where one of the major
challenges of CT design appear. In order to achieve equivalent responses, the in-
ternal quantizer and DAC must operate and deliver its feedback instantaneously.
Any deviation from this ideal, non-delaying case will, if not compensated, severly
degrade the performance of the system. One of the major concerns of CT mod-
ulators is therefore the importance of accounting for the inevitable excess loop
delay(ELD) and accurately compensate for it by allocating enough time for this
operation. Adjusting the loop ﬁlter coeﬃcients and adding an additional feed-
back DAC, is a common and often required modiﬁcation/alteration to acquire
the desired DT-CT equivalence. By developing a high-level environment closely
related to the ﬁnal circuit-level implementation, the transition from speciﬁcation
to implementation can be made more automated and transparent. Designing a
∆Σ modulator is an iterative and time-consuming process, making the need for
closely linked design stages all the more important. An accurate highlevel rep-
resentation of the system will help to evaluate and predict the actual behavior
of each block comprising the modulator, and minimize any unforeseen eﬀects in-
ﬂuencing the performance of the ﬁnal system. By also considering the occuring
location of the nonideal eﬀects and quantify their impact on the overall system,
a comprehensive speciﬁcation of individual parts can be obtained. As an eﬀect,
tailoring and optimization of each component in detail can be achieved.
The eﬀorts made will create a solid platform for observation and give useful
insight about the nature of ∆Σ converters. This project will involve getting
experience in high-level modelling and system analysis. Current, highly popular
technologies utilizing ∆Σ modulators include among others; GSM, Bluetooth,
UMTS, DVB, WLAN, EDGE and CDMA, with WLAN and UMTS needing the
highest bandwidth in tens of MHz.
1.3 Background literature and state-of-the-art
The theoretical background for this work are based on a couple of main sources.
The majority of books used are devoted especially to ∆Σ modulators and in-
clude G. Temes and R. Schreier's Understanding Delta-Sigma Data Converters[3],
Continuous-Time Sigma-Delta A/D Conversion[2] by M. Ortmanns and F. Ger-
fers, and J. A. Cherry and W. M. Snelgrove's Continuous-time Delta-Sigma Mod-
ulators for High-speed A/D Conversion[6]. Temes and Schreier's extensive work
covers the most important subjects and are geared toward design and implemen-
tation, although quite limited on the CT part. It also includes real examples and
challenges faced with the many architectural dilemmas in ∆Σ design. Ortmanns
and Gerfers novel book tries to summerize the most important aspects in CT∆Σ
design and create an overview of issues arising when using CT ﬁlters. This book
is heavily based on results from existing literature, with a comprehensive and
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exceptional reference list(extremely useful), and it tries to present the essence
of what the published literature have presented up to 2006. A more thorough
and elaborate book is Cherry and Snelgrove's, comprising of extensive CT∆Σ
synthesis as well as detailed theory and background. It features detailed design
procedures and solutions for crucial elements, and is therefore a highly cited book
by researchers.
Other important sources include the International Solid-State Circuits Confer-
ence(ISSCC) proceedings representing the state of the art research made in data
conversion technology. It depicts the future trends of the market and the interests
in focus. Recently the converter eﬃciency has become a focus of innovation, with
emphasis on lower power, cost and integration on systems-on-chip(SoC)[7, 8].
Also, from the conference in 2009, oversampling converters showed a distinct
trend towards continuous-time implementations[9], and a recent survey of state-
of-the-art ∆Σ modulators conclude with that especially applications targeting
wideband and/or low power, use more and more continuous-time circuits[10].
The survey also found that most ∆Σ converters employed multi-bit quantization
and signals with a 10− 40 MHz bandwidth was handled by 11-13 bits resolution.
CMOS 0.18µm 1.8 V process is the most common technology employed.
Resolution in bits(DR) and energy per conversion step(FoM) versus sam-
ples/s(i.e. Nyquist rate ≡ 2fB) for discrete and continuous-time, both single and
multi-bit single-loop ∆Σ converters, are depicted in ﬁgure 1. The DR plot shows
clearly that multi-bit CT∆Σ dominates the high bandwidth(>10MS/s) range
while DT∆Σ occupy most of the high resolution(> 14 bits), suggesting that for a
wideband application using 10−14 bits, a multi-bit continuous-time implementa-
tion is most suitable. The thermal ﬁgure of merit2 is used as an eﬃciency metric
to compare diﬀerent ADCs and where lower value is better. CT implementations
are by far superior in terms of eﬃciency at high bandwidths as demonstrated in
the FoM plot.
2FoM = P
22 ·ENOB · 2fB
[
J
conv
]
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Figure 1: State-of-the-art ∆Σ performance(2011)[10]

72 ∆Σ ADC fundamentals
Despite its introduction in 1962 by Inose, Yasuda and Marakami[11], ∆Σ modula-
tion was not truly acknowledged until the 1980s when implementation techniques
for integrated circuits and ﬁlters was developed, and enabled the transition from
theory to integrated circuit implementation. From implementation methodology
by Candy[12] and a proper stability analysis by Lee et. al. [13], ∆Σ modulation
increasingly became a popular method for data conversion. The main block in
∆Σ converters is the modulator that exploits oversampling incorporated with
noise-shaping ﬁlters to achieve a very high resolution. The typical ∆Σ ADC
buildup is shown in ﬁgure 2 and consists of four main blocks; an AAF, a S/H
circuit, a ∆Σ modulator and a decimator part.
S/H
Antialiasing
filter
H(z)+
u(n) xd(n) q(n) y(n)
DAC
-
ua(t)u(t) yd(n)
fBfS/2
Digital
filter
Down
sampling
DecimatorΔΣ Modulator
Figure 2: Traditional DT ∆Σ ADC block diagram[2]
The operation of the AAF is to remove spectral components over fS2 from the
input signal, thus band-limiting the signal and avoiding that the S/H operation
folds higher frequency components into the band of interest[1]. The actual A/D
conversion is done by the ∆Σ modulator consisting of a ﬁlter, here H(z), followed
by an internal quantizer and feedback DAC. Quantization is normally done with
a low resolution quantizer, up to 6 bits reported[14], and introduces quantization
errors that subsequently get shaped out of band by the loop ﬁlter. The modulator
puts out a digital pulse train y(n) representing the analog input u(t), in other
words it modulates the input signal. Under ideal circumstances, the average of
this pulse train represents the average of the input[3, Ch. 2.2]. The last part,
the decimator, low-pass ﬁlters and performs down-sampling, eliminating out of
band noise above the bandwidth fB , and providing a Nyquist output rate with
bit width corresponding to the ADC's resolution.
2.1 Oversampling
There are two main types of converter categories; namely Nyquist converters and
oversampled converters. The design diﬀerence between the two categories can be
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thought of as using an input occupying a large portion of the available bandwidth,
Nyquist, or using an input occupying a small part, oversampled.
This diﬀerence leads to oversampled converters achievable of a large anti-
aliasing transition region ∆fR and the total quantization noise only taking up a
small part of the signal band. In other words, by oversampling the quantization
noise is spread out over a wider frequency range and relaxes anti-aliasing ﬁlter
requirements[15].
Using this property of oversampled converters, digital circuitry, the ﬁlter in
ﬁgure 2, can be used to remove a large part of the quantization noise that is
outside the band of interest. Ideally, the quantization noise can be reduced
by a factor equal to fS2fB , called the oversampling ratio(OSR), where fS is the
sampling frequency and fB is the input signal bandwidth. For each doubling
in OSR, the Signal-to-Quantization-Noise(SQNR) is improved by approximately
3dB/.5bit. The diﬀerence in performance considering only quantization noise
becomes apparent in the two maximum achievable SQNRs for an ideal BQ-bits
quantizer, (1) and (2);
SQNRNyquist = 6.02BQ + 1.76 (1)
SQNROversampled = 6.02BQ + 10log10(OSR) + 1.76. (2)
In [16, Sec. 2.2] it is argued and shown that a minimum OSR of ≈ 4 is needed
to maintain the proﬁt of the noise-shaping ∆Σ architectures in comparison to
unshaped oversampling converters.
2.2 Noise shaping
The ∆Σ modulator consists of a loop ﬁlter along with an internal quantizer and
DAC as brieﬂy already discussed. Due to the quantizer and the memory of
the loop ﬁlter, it is both a nonlinear and dynamic system and hence, a diﬃcult
system to analyze mathematically. To ease the mathematical analysis and gain
a fundamental understanding of the system, a linearized model is preferable. By
replacing the quantizer with its linear model, i.e. with gain kq and quantization
noise e(n)[2, Sec. 2.1.1], and assuming an ideal feedback DAC, the model in
ﬁgure 3 is obtained.
With the introduction of the feedback path, diﬀerent transfer functions can
be designed for the signal and the destructive quantization noise, ideally making
them spectrally distinct. The signal and noise transfer function are abbreviated to
STF and NTF, optimally conserving the signal and attenuating the noise inband.
Using the linear model in 3, the following relation can be set
Y (z) = STF (z)U(z) +NTF (z)E(z) (3)
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H(z)+
u(n) xd(n) q(n) y(n)
-
ΔΣ Modulator
+
e(n)
kq
ΣΔ
Figure 3: Linear ∆Σ model with the quantizer represented by quantization noise e(n)
and gain kq
where
STF (z) =
1
1
kqH(z)
+ 1
, NTF (z) =
1
1 + kqH(z)
. (4)
Here U(z), Y (z) and E(z) of the input, output and quantization noise is
represented using the DT Z-domain. Clearly, to accomplish noise-shaping char-
acteristics, the loop ﬁlter H(z) needs to have a large gain inband, while outside
it may decrease. By making the ﬁlter a simple 1st order integrator,
H(z) =
z−1
1− z−1 , (5)
the 1st order ∆Σ modulator is created. Evaluating 4 and 5 with respect to
low frequencies yield
STF1(z) = z
−1, NTF1(z) ≈ 1− z
−1
kq
, (6)
realizing the NTF as a high-pass ﬁlter and demonstrates how an integrat-
ing ﬁlter and a feedback path generates the unique noise-shaping nature of ∆Σ
modulators. The output spectrums from the oversampling, noise-shaping and
decimator block are shown in ﬁgure 4 for clarity.
By designing a higher order loop ﬁlter, the portion of inband noise can be
further reduced as will be discussed in the next section.
2.2.1 Higher order modulation
One of the main techniques for improved performance is to increase the order of
the modulator. The NTF of an ideal N th order ∆Σ modulator, ignoring kq, is
simply
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fB fs
(a) Oversampled
fB fs
(b) Noise shaped
fB fs
ΔfR
(c) Digital cutoﬀ
f
'
s
(d) Out-
put
Figure 4: Spectrums as the signal goes through the ∆Σ ADC depicted in ﬁgure 2.
(4a) shows how the oversampling disperse the noise, (4b) the noise-shaping pushing
noise out of the band, (4c) the cut oﬀ ﬁlter removing spectral components above fB
and (4d) the output ﬁnally limited to f
′
S
NTFN,ideal(z) = (NTF1(z))
N = (1− z−1)N . (7)
In ﬁgure 5, the NTFs for the 1st to 5th order ideal modulator and their fre-
quency response have been plotted. The slope at low frequencies are 20 dB/decade/order
showing the power of higher order noise-shaping.
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Figure 5: NTFs((1 − z−1)N ) for a generic 1st to 5th order ∆Σ modulator, no res-
onator poles for lower inband noise. Notice that while higher order attenuates inband
quantization noise substantially as the order increase, they also amplify the out of band
noise.
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However, one should notice the gain at fS2 , the out-of-band gain(OBG). The
higher order NTF magnitudes are increasing 6 dB/order at fS/2 and need to be
limited to ensure stability. High OBG may cause overloading of the quantizer
and consequently make an unusable modulator. The basic principle to increase
stability is to reduce the loop gain, commonly done by proper internal stage
scaling. Stability is guaranteed if the internal modulator states or equivalently
the integrator outputs are bounded over time.
To ensure stabile operation the input level needs to be less or equal to the
fullscale of the ﬁrst feedback DAC. In higher-order single-bit ∆Σ modulators this
input range is a few dB below the DACs fullscale[3, Ch. 4.2]. This stable range
is mainly determined by the NTF and the number of quantizer bits. A stability
condition for single-bit modulators widely in use is the Lee's Criterion[13]
|NTFMAX | ≤ 1.5, (8)
where |NTFMAX | is the maximum magnitude over all frequencies. A NTF with
the OBG set at 1.5 suﬀers signiﬁcantly in terms of inband noise suppression
compared to the ideal NTF. Limited, single-bit NTFs for the 1st to 5th order ∆Σ
modulator can be seen in ﬁgure 6. Also as order increase, the performance starts
to saturate and the desired performance boost due to higher order ﬁlters, loses its
leverage. However as will be stated in section 2.2.3, the introduction of multi-bit
quantization enable higher order systems to be stable even with a large OBG.
2.2.2 Zero optimization for increased resolution
The NTF functions plotted in ﬁgure 5, (1− z−1)N , with zeros at z = 1 and poles
at z = 0 could gain substantial improvement by performing zero optimization.
By minimizing the noise power with respect to all the zeros, optimal values can
be found. Spreading the zeros results in decreased inband noise[3, Ch. 4.3]. Ar-
chitectural changes for altering these ﬁxed zero locations involve the introduction
of resonators into the loop ﬁlter.
A brief overview of achievable SQNR improvement by minimizing the inband
noise is listed in table 1. The optimized zero locations have been derived with the
assumption of white quantization noise and the inﬂuence of the NTF poles to be
minimal. An increase in SQNR of 18 dB of a 5th order system is quite signiﬁcant
and results in the use of zero optimization a necessity for maximum resolution.
However, the resonator feedback coeﬃcients quickly decrease with OSR−2,
resulting in placing them accurately within the smaller signal band of higher
OSR architectures diﬃcult. Although with this limitation, most recent designs
commonly implement resonators just for the pure potential enhancement[2, Sec.
2.7.3].
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Figure 6: Stable NTFs with an OBG of 1.5(3.52 dB) for a 1st to 5th order modulator.
Notice the lower inband suppression of the limited NTFs compared to the ideal NTFs
Order Normalized zero locations SQNR improvement
3 0, ±
√
3
5 8 dB
4 ±
√
3
7 ±
√
( 37 )
2 − 335 13 dB
5 0, ±
√
5
9 ±
√
( 59 )
2 − 521 18 dB
Table 1: Zero optimization improvements and their locations [3, Table 4.1]
2.2.3 Single and multi-bit internal quantization
Each additional bit added to a quantizer gives ideally 6 dB increase in SQNR as a
consequence of the lower quantization noise. Further, introducing multi-bit quan-
tization also has an inﬂuence of making higher order modulators more stable[2,
Sec. 2.6.2], and consequently capable of handling more aggressive noise-shaping
functions and higher input swings[16]. However, the cost of multi-bit implemen-
tations is that the internal DACs linearity, it is inherently linear in single-bit
implementations, needs to be at least as good as the overall modulator[17]. The
reason for this is that errors induced by variations in the feedback levels are
without suppression, illustrated in the ∆Σ ADC block diagram, added to the
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input as distortion. This high linearity requirement may require making use of
complex, area and power consuming correction techniques. Diﬀerent published
techniques involve analog or digital calibration, dual-quantization or dynamic el-
ement matching(DEM). While background calibration require complex circuitry
and dual-quantization lack the full improvement of multi-bit structures, DEM
techniques utilizing methods such as the noise-shaping data weighted averag-
ing(DWA), fully exploit the enhancement of multi-bit along with reduced linearity
requirements and hardware complexity[Sec. 2.7][16]
2.3 Continuous-time ∆Σ modulation and its advantages
In the CT based ∆Σ ADC, illustrated in ﬁgure 7, a couple of important diﬀerences
appear. Most noticeable is the location of the sampling operation which is now
located inside the loop, shown as a quantizer clocked at fS . As sampling is
executed inside the loop, the AAF is slightly shaded, illustrating that it can be
signiﬁcantly reduced or even removed. The last major diﬀerence is the loop ﬁlter
now consisting of CT ﬁlters H(s) instead of DT ﬁlters H(z).
Antialiasing
filter
H(s)+
xd(t) q(t) y(n)
DAC
-
u(t) yd(n)
fBfS/2
Digital
filter
Down
sampling
DecimatorΔΣ Modulator
fS
Figure 7: CT ∆Σ ADC block diagram[2]
The most commonly claimed advantage of CT based ∆Σ modulators is the
postponement of the sampling operation. Instead of errors introduced by this
operation directly adding to the signal as in the DT case, these errors are subject
to the same amount of noise-shaping as the quantization noise. In high-bandwidth
applications, the DT S/H block needs to operate fast and accurate making DT∆Σ
design diﬃcult. The implicit anti-aliasing ﬁltering caused by H(s) preceding
sampling, gives the signal transfer function a sinc-like characteristic, is also one
of most decisive property of CT implementations, especially in high-speed or low
OSR architectures.
By employing the same analogy as mentioned in the introduction, CT being
equivalent to a DT with a preceding CT ﬁlter, the NTF of both CT and DT
will remain the same. To evaluated the desirable anti-aliasing eﬀect of CT∆Σ
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modulators seen in the spectral response of the STF, the STF can be considered
a combination of CT and DT transfer functions[18]. This is due to the fact
that the input signal is continuous while the output is discrete. The amount of
alias attenuation of higher order CT modulators is at minimum as good as the
attenuation of quantization noise since sampling and quantization now occurs
at the same location[3, Ch. 6.6.1]. A list of advantages the continuous and
discrete ﬁlters possess is listed in table 2. Many of the CT beneﬁts are obviously
CT ﬁlter DT ﬁlter
Implicit AAF Insensitive to clock jitter
Noise shaped S/H error Insensitive to ELD
High sampling frequencies Insensitive to DAC waveform
Reduced Opamp speed requirements Accurate transfer functions
Reduced impact from supply and ground noise SC integrator highly linear
Less glitch and switching noise Only capacitive loads
Low circuit-level simulation time Low high-level simulation time
Table 2: Advantages obtained in favor of using DT and CT ﬁlters[2, Table 3.1]
appealing power saving characteristics, but proper design is needed to counter its
weaknesses later discussed in section 2.5.
2.3.1 Loop ﬁlter structures and characteristics
The general model of the ∆Σ converter is illustrated in ﬁgure 8
L1
Q Y
U
L0
Figure 8: General ∆Σ model, L0 and L1 deﬁned as the signal ﬁlter and feedback ﬁlter
respectively
By doing a quick analysis and applying the linear model of the quantizer(kq
set to unity), results in
Q = L0U + L1Y (9)
Y = Q+ E (10)
⇒ Y = L0
1− L1U +
1
1− L1E. (11)
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Comparing this result with the previously deﬁned NTF and STF in equation 3
gives the relationship between the loop ﬁlter and the signal- and noise transfer
function
NTF =
1
1− L1 , STF =
L0
1− L1 (12)
⇒ L1 = 1− 1
NTF
, L0 =
STF
NTF
. (13)
Hence, in order to achieve the same characteristics for the NTF and the STF
as before, it becomes evident that L1 must be large in the range [0, fB ] to decrease
the NTF and that L0 must be equally large in the same range to obtain STF unity.
Also notice that denominator of the two functions is the same, suggesting that L1
and L0 have the same poles (equiv. to NTF zeros). However, in general L1 and
L0 have diﬀerent zeros. Using relation (13) considering the STF a combination
of CT and DT ﬁlters, leads to the deﬁnition of a 1st order CT∆Σ STF
STF1CT = L0(s)NTF1(z) (14)
with
L0(s) = I(s) =
1
s
,NTF1(z) = (1− z−1). (15)
In ﬁgure 9 the generic 1st to 5th order CT∆Σ modulator STFs and their frequency
response have been plotted showing the desirable alias attenuation increasing with
higher order.
There are two main higher order loop ﬁlter structures, namely chain of inte-
grators(CI) with distributed feedback(FB) or CI with weighted feedforward(FF)
summation, abbreviated CIFB and CIFF. Also by including local feedback loops
forming a resonator from two integrators, the desired zero optimization can be
obtained. In odd order modulators, the input stage is usually the normal in-
tegrator with subsequent resonators to minimize the input-referred noise from
following stages[3, Sec. 4.4].
In ﬁgure 10, two 3rd order CIFB and CIFF structures are illustrated, both
including resonators to optimize the NTF zeros. Also an additional FB DAC a0
used for ELD compensation is included. The feedback ﬁlter for the two structures,
ignoring the resonators and the ELD compensation for simplicity, yield
L1,FB = −a1c1c2c3I(s)3︸ ︷︷ ︸
3rd order path
− a2c2c3I(s)2︸ ︷︷ ︸
2nd order path
− a3c3I(s)︸ ︷︷ ︸
1st order path
(16)
L1,FF = −a3c1c2c3I(s)3 − a2c1c2I(s)2 − a1c1I(s). (17)
As can be seen from (16) and (17), both L1's are of similar structure and thus
yield the same degree of inband noise. Consider the NTFs at low frequencies
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Figure 9: STFCT ,
(
(1−z−1)
s
)N
, for a generic 1st to 5th order ∆Σ system, no resonator
poles for lower inband noise. Notice that higher order(larger loop-gain) translates to
higher anti-aliasing rejection
with I(s) = 1s result in the observation that the outermost path, the 3
rd order
path, dominates the noise-shaping characteristics. The signal ﬁlter for the two
structures are
L0,FB = b1c1c2c3I(s)
3 (18)
L0,FF = b1c2c3a3I(s)
3 + b1c2a2I(s)
2 + b1a1I(s). (19)
Due to the major diﬀerence in the signal ﬁlter of the two structures, the amount
of anti-aliasing diﬀer greatly when compared. FB systems have superior anti-
aliasing suppression in comparison to FF structures, as evident from the diﬀerent
STFCT 's due to L0 each possess.
A drawback of the FB ﬁlter implementation is the large integrator output
swings. This will increase OpAmp requirements and require, to avoid overload,
internal coeﬃcients ci that are quite small. As will be seen in later sections, small
coeﬃcients in CT∆Σ lead to integrators with low transconductance values, which
again lead to a higher noise contribution.
In contrast, the feedforward branches in the CIFF structure result in a low
amount of signal present at the outputs, thus relaxing the requirements of scaling
and swing while lowering the power consumption. However, this desirable beneﬁt
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Figure 10: 3rd order loop ﬁlter realization structures with local feedback loops for
additional inband noise suppression and ELD compensation DAC. Notice the FB/FF
diﬀerence in coeﬃcient deﬁnitions. Integrator transfer functions represented using the
CT S-domain, here all are equal I(s)
comes at the cost of high frequency peaking causing possible overload in the case
of input signals close to that frequency. Another advantage that lowers the power
dissipation is the fact that it only uses one internal FB DAC in comparison to the
CIFB structure's N DACs. In a 5th order setup, having 4 less DACs can result
in quite substantial power savings. The NTF without and with the resonator for
optimal zero placement for the CIFB structure is given below, ignoring ELD a0,
NTF3FB =
s3
s3 + a3c3s
2︸ ︷︷ ︸
1st order path
+ c2c3a2s︸ ︷︷ ︸
2nd order path
+ a1c1c2c3︸ ︷︷ ︸
3rd order path
(20)
NTF3FB,Opt =
s3 + c2g1s
s3 + a3c3s2 + (c2g1 + a2c2c3)s+ a1c1c2c3
(21)
and plotted with values obtain from synthesis in ﬁgure 11. The inband noise
diﬀerence is the theoretical 8 dB for a 3rd order.
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Figure 11: NTF magnitudes for a 3rd order FB modulator with and without zero
optimization by resonator. OSR = 32, fB =
1
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represented by the vertical line. The
horizontal lines are the noise gain located at -60.73 and -52.76 dB for the optimized and
non-optimized respectively, separated by the theoretical 8 dB
2.3.2 Filter implementations and comparisons
There are mainly three approaches of integrator implementations standing out in
the design of the CT loop ﬁlter; operational ampliﬁer(OpAmp) based active RC-
ﬁlters, operational transconductance ampliﬁer(OTA) based gmC-ﬁlters or LC-
resonator ﬁlters. Integrators based on an OTA and a capacitor, called a gmC-
integrator, exhibit advantages such as tunability and low current consumption in
addition to small excess phase shifts. The disadvantages of the gmC-integrator
is that the dynamic range requirements of the OTA's limits is usability in low-
voltage operations. This can somewhat be compensated with the use an extra
ampliﬁer, making it an active gmC-integrator, but at the cost of additional power
consumption[2, Section 3.7.1]. The current-mode counterpart to the gmC, and its
special case, is the relative new approach of log-domain integrators. Low-power
consumption at low voltages have motivated the research into the development
of these types of ﬁlters, but at the cost of limited bandwidth in CMOS of only a
few MHz due to the demand of large WL ratios[19].
Another common integrator is the active RC-integrator known for its linearity,
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parasitic insensitivity and low power consumption, all achieved with a relatively
simple design. Many of the integrator limitations depends on the accuracy and
characteristics of its external components. A summary of the diﬀerent integrators
and their various properties are listed in table 3. If low-power at low voltages
Property gmC Active-gmC Log-domain Active-RC
Frequency Range Highest High Low High
Tunability High High Highest Low
Insensitive to mismatch High Medium Low Low
Linearity Low High Medium Highest
Dynamic range Medium Low Medium High
Power Low High Lowest Medium
Low voltage applicability Low Medium Highest High
Table 3: Comparison of diﬀerent ﬁlter implementation approaches[2, Table 3.7]. Prop-
erties are rated low(est), medium and high(est)
are desired and the frequency range is limited to a few MHz, the obvious choice
is log-domain integrator. If high linearity together with a large frequency range
is demanded, the active-RC integrator is the preferred choice. Lastly, if linearity
is not of main concern, but low power is, the gmC-integrator make for the most
suitable alternative. Due to location-dependent properties in ∆Σ ADCs, pub-
lished low-pass ∆Σ modulators show a combination of these integrators is often
utilized for reaching optimal eﬃciency[2, Table 3.8]. In this project an active-RC
integrator was investigated.
2.3.3 Operational considerations of an active RC-integrator
Figure 12 shows a fully diﬀerential active RC-integrator with the OpAmp, input
resistors R and integration capacitors C. Ideally, the transfer function is given
by
Int(s) =
1
sRC
= ki
fS
s
, (22)
where fS is the sampling frequency and ki the associated scaling coeﬃcient.
Important characteristics of the active RC-integrator include the ampliﬁers DC
gain A0, gain bandwidth(GBW), noise and distortion. As will be demonstrated
later, if this integrator is used in the ﬁrst stage, insuﬃciencies in either of these
properties will add directly to the signal and aﬀect the overall performance. In
the presence of ﬁnite DC gain, known as integrator leakage(no virtual ground
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Figure 12: Schematic of a diﬀerential active RC-integrator
condition), the integrator transfer function adjusts to[20]
IntA0(s) =
A0
sRC(1 +A0) + 1
. (23)
The eﬀect of ﬁnite DC gain is the alteration of the placement/location of the NTF
zeros, resulting in increased inband noise. For a 3rd order system, a maximum
tolarable SNR degradation of 1 dB at an OSR of 32, results in a minimum DC
gain of approximately 40 dB using results derived in [20]. According to [21], if the
DC gain is equal to or larger than the OSR, the SNR only drops 1 dB. Thus, a
rule of thumb for single-loop modulators maintaining the ideal noise suppression
is set to be A0 ≈ OSR.
Non-dominant integrator poles introduced by ﬁnite GBW is not considered a
major concern in CT circuitry, but aﬀects the poles in a way that degrades the
modulator stability. With ﬁnite GBW the ampliﬁer transfer function changes to
A0(s) =
A0
1 + spdom
, (24)
causing the integrator transfer function for integrator i with A0 ≈ OSR to ap-
proximate to
IntGBW (s) ≈ 1
sRC
GBW
GBW+ 1RiCi
s
GBW+ 1RiCi
+ 1
(25)
giving rise to equivalent eﬀects similar to that of an integrator gain error and the
aforementioned non-dominant pole. Degrading of performance along with stabil-
ity in zero optimized structures can be seen[2, Sec. 5.4]. The published literature
throughout shows that the GBW requirements in CT implementations is much
lower compared to their DT counterparts. Recent work based on advanced mod-
els in [22] shows a minimal degradation of performance for higher order system
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with a GBW of around fs and even below. However as [23] points out, such
results are dependent on a high OSR(>16) for maintaining linear operation of
inband signals and having only mildly aggressive noise shaping characteristics.
In full implementations, e.q. [24], they chose a GBW of 2fs to avoid any issues
with parasitic capacitances, process and temperature variations. Also, internal
stages without processing high frequency feedback DAC signals, applicable to
FF structures, can have relaxed GBW requirements[23]. The non-dominant pole
introduced, can be modelled as a feedback delay and gain error, and be compen-
sated for.
Infront of the quantizer a summation circuit is employed adding the loop ﬁlter
output(including FF branches in the CIFF structure) and the direct feedback
DAC output together. The speed of this adder's OpAmp, if active, needs to
especially high for this operation, resulting in a diﬃcult design[23, Sec. 6.3].
The most common OpAmp architectures include the folded-cascode and the two-
stage OpAmp. In CT design, the two-stage is more eﬃcient in terms of DC gain
than folded-cascode when considering the resistive loads[23]. Figure 13 shows
IB1
M1
CC
IB2
VOUT
Vin+ Vin-
M2
M3 M4 M5
VCMFB
Figure 13: Half circuit of a two-stage fully diﬀerential operational ampliﬁer
the basic buildup of a two-stage OpAmp consisting of an input diﬀerential pair,
active loads and their respective biasing currents.
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2.4 Discrete- to continuous-time transformation
Because of the well established techniques for DT implementations, designing a
CT loop ﬁlter equivalent to a DT will beneﬁt from tools and methods developed in
the past. Also, since these methods are robust and well integrated with software,
they will signiﬁcantly speed up the design and simulation procedure of a CT
design. Hence, it is useful and highly advisable to start CT design with a DT
synthesis and then perform a transformation[25].
The most common approaches are the modiﬁed Z-transform and the impulse-
invariant transform. R. Schreier have also introduced time-domain approach
based on state-space description evaluating matrices[26]. The basic principle and
results are the same; matching the DT's impulse response with the CT's sampled
response, making the NTFs equivalent.
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   Discrete−Time
  Continuous−Time
Loop filter pulse/impulse responses (negated)
n
Figure 14: Example of loop ﬁlter pulse and impulse response for CT and DT with
ELD(tdac=[0.5 1.5]). Notice the CT wave with a delay of 0.5TS
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2.4.1 State-space analysis
For the two structures, CIFB and CIFF, a state-space notation can be applied
and describe the systems accordingly
ABCD =
[
A B
C D
]
x(n+ 1) = Ax(n) +B
[
u(n)
y(n)
]
(26)
q(n) = Cx(n) +D
[
u(n)
y(n)
]
(27)
where x(n+ 1) corresponds to the internal states of the structure, q(n) the loop
ﬁlters output, u(n) the systems input and y(n) the output. A, B, C and D matri-
ces contain the systems coeﬃcients. For instance in the 5th order FB modulator,
the matrices become
A =

0 0 0 0 0
c1 0 −g1 0 0
0 c2 0 0 0
0 0 c3 0 −g2
0 0 0 c4 0
 B =
b1 −a1... ...
0 −a5
 (28)
C =
[
0 · · · c5
]
D =
[
0 a0
]
(29)
and where in general the diﬀerent coeﬃcients are
 a - FB/FF coeﬃcients from/to the quantizer
 g - Resonator coeﬃcients
 b - Feed-in coeﬃcients from the modulator input to each integrator
 c - Integrator inter-stage coeﬃcients, internal scaling
By using a state-space approach describing internal as well as external states of
the modulator, restrictions and matching of internal states can also be obtained.
For a general modulator with matrix A describing state interconnections and
matrix B =
[
B1 B2
]
the inputs of the system(B2 equal to the FB branches),
the following set of equations can be deﬁned for the continuous and discrete
case[26, Sec. II c]:
x′c = Acxc +Bc
[
uc
yc
]
(30)
x(n) = Ax(n− 1) +B
[
u(n− 1)
y(n− 1)
]
(31)
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Here, state xc describes the continuous linear system and state x the discrete.
Based on a non-return-to-zero(NRZ) DAC pulse and mathematical manipula-
tions, to ensure that the two systems in (30) and (31) have identical samples, the
following conditions must hold:
Ac = logA (32)
Bc2 = (A− I)−1AcB2 (33)
which establishes the possibility for discrete-to-continuous time transformation
once the discrete A and B matrices are found.
2.5 Overview of CT∆Σ nonidealities
Non-idealities in CT∆Σ modulators can be characterized into two groups; errors
that alter the signal- and noise transfer function by changing their poles and
zeros, and errors that introduce noise and distortion[2, Sec. 3.8][17]. The three
main building blocks of the CT∆Σ, the continuous-time loop ﬁlter, the internal
quantizer and the feedback DAC, each have errors associated with them. A list
of some key errors and their eﬀect on the system is shown in table 4.
Block Eﬀect Inﬂuences
Filter Finite, nonlinear DC gain Noise ﬂoor and distortion
Finite GBW Stability and noise ﬂoor
1/f and thermal noise Noise ﬂoor
ADC Metastability and hysterisis Input amplitude,
noise ﬂoor and distortion
DAC Delay, Stability, input amplitude,
intersymbol interference noise and distortion
and nonlinearity
Clock Jitter Noise and signal skirt
Table 4: Block nonidealities applicable to CT∆Σ modulator and their impact on the
system[2, Table 3.10]
2.5.1 Excess loop delay
The sensitivity to ELD in CT implementations arise from the DT-CT equiva-
lence assuming the quantizer and the DAC operate instantaneously to provide
feedback right after sampling the input. Ideally, the FB DAC output responds to
the quantizers clock input, but in practice there exist a delay due to the switching
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time of the transistors, known as the excess loop delay. The DT-CT transforma-
tion is done for a given DAC pulse and any deviation from this pulse, results in
a mismatch between the intended and actual transfer function. This scaling mis-
match yields increased noise inband and may reduce the maximum stable input
of the system.
NRZ(T)
1
td TS
t
TS+td
TS
0
Figure 15: NRZ-DAC pulse with loop delay td
The non-return-to-zero(NRZ) pulse seen in ﬁgure 15 with delay td is the most
critical case in which the pulse extends into the next sampling instant. In [2, 27]
it is shown that this is equivalent to an increase in order, lowering maximum
stable input and altering noise-shaping performance.
In order to deal with the inevitable excess loop delay, for high speed(low
sampling periods) especially, it is essential to account for this delay either by
choosing insensitive architectures or compensation techniques.
Classic ELD compensation is done using an additional feedback path directly
to the quantizers input, as seen in ﬁgure 10, at the expense of an extra DAC. This
method provides compensation of up to one whole clock cycle[28]. The modiﬁed
NTF of the 3rd FB system with ELD compensation a0 coeﬃcient is
NTFOpt,ELD =
s3 + c2g1s
(1 + a0)s3 + a3c3s2 + (c2g1 + a2c2c3 + a0c2g1)s+ a1c1c2c3
(34)

27
3 Method for optimization
In the ideal ∆Σ modulator only the quantization noise is contributing and is
aﬀected by both oversampling and the overall noise-shaping of the loop ﬁlter.
However, in an implementation, also white or frequency dependent noise sources
will appear. The typical ∆Σ modulator is designed making circuit noise the
dominant contributer to the overall noise power[29]. By estimating the total
input-referred noise, the ADC's resolution can be found. When dealing with
D AC
-a3-a2
c1
-a1
E1
Yc2 c3
-g1
E2 E3 EQ
-a0
X I(s) I(s) I(s)
Local feedback loop(Resonator)
ELD compensation
Figure 16: Transfer function deﬁnitions of error inputs applicable for a 3rd order FB
modulator
nonidealities in ∆Σ design, the occuring location is of great importance. A block
schematic including error signals induced at the integrators and the quantizer
is depicted in ﬁgure 16. Using a 3rd order feedback system as an illustrative
example, but transferable to each structure investigated, E1−E3 represents the
input referred integrator noise while EQ is the quantization noise. By simple
analysis, it becomes evident that the most critical and sensitive node is the input
E1, with errors occuring here directly adds to the signal. This involves primarily
the input referred noise and distortion of the 1st stage aswell as any errors coming
from the feedback DAC a1. This leads to the input stage and DAC having
the same requirements to accuracy and resolution as the entire modulator[2, p.
82]. Clearly, these will require a great amount of the overall power to meet the
stringent noise demands, consequently leading to that substantial savings can be
made in evaluating the system's nonidealities in detail. E2− E3 are suppressed
by their preceding integrator and EQ by the entire loop ﬁlter's high inband gain.
A set of NTFs without a0 for the system in ﬁgure 16 can be deﬁned as equation
set (35)(38)
28 3 METHOD FOR OPTIMIZATION
10−3 10−2 10−1
−140
−120
−100
−80
−60
−40
−20
0
20
M
ag
ni
tu
de
 (d
B)
 
 
NGQ
NG3
NG2
NGSTF
3rd order FB modulator − Noise transfer functions
Normalized frequency (1→ f
s
)  (Hz)
NTFQ
STF
E2
E3
Figure 17: Plot of noise transfer function deﬁnitions for the 3rd order FB structure
with values obtained in synthesis. NGSTF , NG2, NG3 and NGQ are the noise gains
for the three integrators and the quantizer respectively
NTFE1 ≡ STF = Y
E1
=
b1c1c2c3
s3 + a3c3s2 + (c2g1 + a2c2c3)s+ a1c1c2c3
(35)
NTFE2 =
Y
E2
=
c1c2c3s
s3 + a3c3s2 + (c2g1 + a2c2c3)s+ a1c1c2c3
(36)
NTFE3 =
Y
E3
=
c2c3s
2
s3 + a3c3s2 + (c2g1 + a2c2c3)s+ a1c1c2c3
(37)
NTFEQ ≡ NTF = Y
EQ
=
s3 + c2g1s
s3 + a3c3s2 + (c2g1 + a2c2c3)s+ a1c1c2c3
(38)
The NTFs are plotted in ﬁgure 17 with synthesis data. Notice that only the
noise sources deﬁned after a resonator will get the desirable inband attenuation of
the local feedback loops, e.q. only the quantization noise in the 3rd order system.
The level of each transfer function can be adjusted by tuning the coeﬃcients.
Integrating their magnitudes over the inband portion of the spectrum, deﬁned as
the root-mean-square(RMS) gain, gives a set of noise gain(NG) ﬁgures. Evaluat-
ing the noise gains can lead to an optimal scaling of stages with an overall noise
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budget in mind.
3.1 Noise sources and their contribution
In CMOS ∆Σ integrators noise comes from two main sources: 1/f ﬂicker and
thermal noise[30, 31, 32, 33]. Flicker noise mainly stems from the integrator
ampliﬁers. The total input referred noise at each node is the sum of the OpAmp,
feedback DAC(here current DAC) and resistor noise contributions;
V 2ni(f)tot = V
2
ni,OpAmp(f) + V
2
ni,IDAC(f) + V
2
ni,R(f). (39)
Considering the fully diﬀerential active RC-integrator and using a similar ap-
proach as in [2, Section 5.6.2] with the noise sources in ﬁgure 18, noise power
spectral densities(PSDs) of each source can be derived and referred to the input
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Figure 18: Schematic of the fully diﬀerential active RC-integrator used in noise analysis
with OpAmp, resistors and DAC sources
From [3, Appendix C] the noise PSD on the diﬀerential pair's gates of a simple
OpAmp(ﬁgure 13), assuming matched components and a high input transconduc-
tance gm1 , is
V 2ni,OpAmp(f) =
16kT
3gm1
(
1 +
gm3
gm1
)
≈ 16kT
3gm1
, (40)
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where k is the boltzmann constant and T the absolute temperature. gm1 = gm2
is the transconductance of the input diﬀerential pair. Referring the contribution
from the resistors RIN and RDAC , with noise PSDs of V
2
n,R(f) = 4kTR, to the
input results in
V 2ni,R(f) = 8kTRIN
(
1 +
RIN
RDAC
)
. (41)
In the case of a resonator stage with the additional local feedback path, another
term of RINRResonator is added, but since RResonator is usually much larger than the
input resistor it is commonly neglected. The ﬁnal source stems from the feedback
DAC and assuming current based DAC, is derived in [23] here with assumptions
VDSat = 0.9V and VRef ≈ 0.3V ;
V 2ni,DAC(f) =
32kT ·VRefRDAC
3VDSat
≈ 32kT ·RDAC . (42)
By establishing these main contributers to noise, speciﬁc requirements of each
component connected to the individual nodes can be developed.
3.2 NTF weighting
To evaluate the impact of the noise sources on the overall performance, the follow-
ing set of equations are used. The impact is found by weighting the input-referred
noise at each node with its corresponding NG
Pnx
for node x
=
∫ fB
0
∣∣V 2ni(f)tot∣∣x df = V 2ni(f)totx · fB (43)
NGx
for node x
=
∫ fB
0
|NTFEx(f)|2 df. (44)
Here, |NTFEx(f)| is the magnitude of the NTFs deﬁned in the equation set (35)-
(38) and NG the noise gain inband of each NTF. Pnx is the noise power inband.
To determine the ﬁnal contribution, Pntot, equation (43) and (44) for each branch
is multiplied and added accordingly
Pntot =
x=N+1∑
x=1
Pnx ·NGx, (45)
where N is the order, x = 1 equivalent to the STF(E1) and x = N + 1 the
NTF(EQ). By determining the noise transfer function from each integrator in-
put and calculating the inband noise attenuation, a noise budget can be set up,
deﬁning block requirements based on noise contributions.
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3.2.1 Optimization ﬂow
The overall procedure for optimizing circuit values to a given budget and ﬁnd the
minimum tolerable sizes with respect to noise is done with the following steps
 Determine all noise contributers at nodes deﬁned in ﬁgure 16
 Here the OpAmps, feedback current DACs and resistors are considered
 Derive noise PSDs for each source referred to the node's input
 By deriving input-referred PSDs, the subsequent transfer function will
be applicable to all sources connect to that node
 Evaluate the noise transfer function from each node to output
 For the 3rd order system, in addition to the STF and NTF, the transfer
function from the input of the 2nd and 3rd integrator needs to be found
 Integration of these functions inband [0, fB ] to ﬁnd the RMS noise
gain
 Eﬀectively this translates to the internal scaling between the subse-
quent stages of the modulator
 Sum up all noise contributers at each node, integrate and multiply with the
RMS noise gains found in the previous step
 An overview of the each nodes contribution on the output is established
and thus can be adjusted to the maximum tolerable limit
 Adjust R and C(amount of noise) until the desired performance is achieved
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4 Modelling and speciﬁcation
As depicted in the introduction, designing ∆Σ modulators involve extraordinary
emphasis on synthesis and modelling compared to other ADCs. Discrete ∆Σ
methology is well established and by readily available techniques for performing
DT-CT transformation, is the traditional choice. However in CT design the
essential dynamic range scaling that limit integrator outputs and ﬁnds practical
circuit values, is usually advised to be performed also using a behavioral model
since the DT synthesis only estimates state values at sampling instants[3].
Many of the ∆Σ architectural parameters are interconnected which makes
the subsequent design stages highly dependent on each other. An intriguing goal
of this work is to make a part of the process from speciﬁcation and application
to a ﬁnished implemented design as automated and correlated as possible. This
will also increase the knowledge about performance critical components and help
foresee the actual characteristics of a ﬁnal design.
The goal of the synthesis process is to develop a list of suitable candidates
and necessary NTF characteristics for the given high-level requirements. The next
step of modelling is a step of both veriﬁcation and tuning, but also a preparation
of speciﬁcations towards the circuit-level implementation. Not considering crucial
elements in the model may result in unanticipated devastating eﬀects in the
implementation. Description and methodology employed in this work is described
in the following.
4.1 Design procedure
The basic procedure deployed in the work of this thesis is summarized in key
elements below. A great eﬀort went into making these steps as dependent and
connected to each other as possible, resulting in easily observing how changes
made in one step eﬀected another.
 Synthesis with system speciﬁcation
 Flow and instructions based on [1]
 Evaluate performance, stability, anti-aliasing and peaking
 Resynthesize with ELD to ﬁnd altered loop coeﬃcients and compen-
sation coeﬃcient
 Derive noise ﬁgures and develop a noise budget
 Uses the optimization summary ﬂow depicted in 3.2.1
 Modelling the candidates developed from synthesis
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 Ideal modell for veriﬁcation and scaling
 Include nonidealities such as ELD, circuit noise and limited DC gain/GBW
 Evaluate performance with respect to synthesis and budgetting results
 Obtaining the most suitable candidate based on the requirements furﬁlled,
budgeting and modelling results
Some eﬀects found in modelling changes parameters used in synthesis so an
iterative process is needed
4.2 Synthesis and system speciﬁcation
The synthesis for the ∆Σ modulator design was performed in Matlab using the
comprehensive ∆Σ Toolbox developed by R. Schreier[34]. Some of the features
supported include NTF synthesis, realization of speciﬁc modulator structures,
dynamic range scaling, performance and stability estimations. As of July 2009
this toolbox also support realization of CT loop ﬁlters. As mentioned in the
introduction only the typical CIFB and CIFF was investigated.
Referring to the instructions developed in [1], suitable conﬁgurations can be
established for a given speciﬁcation and desired behavior, i.e. application. Key
architectural options to be determined are modulator order, oversampling ratio,
single or multi-bit quantization, out-of-band gain and pole optimization. Target-
ing the performance speciﬁcation set in section 4.2.1, a list of suitable candidates
for further investigation was established. The coeﬃcients ki are obtained and
used for dimensioning the model and circuit speciﬁcation. The equivalence be-
tween the toolbox's coeﬃcients ki and resistors Ri for the i
th integrator with
capacitors Ci are attained through
ki =
1
fs ·Ri ·Ci
(46)
4.2.1 Conversion requirements
The converter performance requirements is depicted below
 2.5 MHz input signal bandwidth
 74 dB SNDR
 84 dB SFDR
 Application: Communication
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The work in [1] concluded in two main CT ∆Σ architectures for a this speciﬁ-
cation; a multi-bit 3rd and single-bit 5th order system with an OSR of 32 leading
to a sampling frequency fS of 160 MHz. If accounting for fullscale components
close the carrier frequency and to completely avoid an AAF, the requirement to
alias-attenuation at fS − fB needs to be as good as the SFDR.
4.2.2 Compensation of ELD
To account for the unavoidable ELD, resampling of the NTF with new DAC
timings of [0.5 1.5] instead of [0 1] is performed, establishing a margin of half a
period to any delay. The ∆Σ toolbox function realizeNTF_ct is now fed with this
new timing. The D matrix of the ABCD matrix will now include the a0 coeﬃcient
of the additional compensation branch. Also as an eﬀect of ELD compensation,
the loop ﬁlter coeﬃcient values will also slightly change in order to maintain the
overall NTF.
4.2.3 Obtaining transfer functions and establishing noise ﬁgures
Using the modulator in the ﬁgure 16 as an example along with the ABCD rep-
resentation of the loop ﬁlter, the transfer function from each summation point
can be found using the principle of super position. By altering the B matrix
successively as in the equation set 47 for a 3rd order feedback system, the trans-
fer functions can be derived within the state-space notation with the following
Matlab code
BE1 =
b10
0
 BE2 =
 0c1
0
 BE3 =
 00
c2
 (47)
B=[b(1) 0 0]';
NTF_INT1=tf(ss(Acs,B,Ccs,Dc(1)));
gain_INT1=NTF_INT1*NTF;
In this work and depicted in section 3, the total thermal noise on each integra-
tor input is the contribution of the resistors, the OpAmp and the feedback DAC.
For example, using equations (43)-(45), if the total noise power at the input stage
is
Pn1 = V
2
ni(f)tot1 · fB , (48)
its aﬀect on the system is
Pn,tot1 = Pn1 ·NG1 = Pn1, (49)
recalling that the NG1 ≡ STF in which the noise gain is 0 dB.
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4.3 Behavioral modelling
Because of complexity and stability issues, a behavioral model is an important
part of successfully designing a ∆Σ modulator. Such a model is a huge step to-
wards a deﬁnite veriﬁcation. The result from the synthesis should be veriﬁed and
conﬁrmed to ensure proper operation, but parameters should also be ﬁnetuned,
especially in continuous-time design. Great tools for modelling are for instance
Matlab Simulink or a VerilogA environment. These tools are also the most
widely used platforms for systems involving great amount of control and signaling
theory. With a future implementation in mind, using a mixed-signal design kit
with support for VerilogA as well as transistor level design constitutes for an
ideal platform. Simple interchangeable VerilogA blocks with transistor level
circuits while maintaining system integrity is desirable. Thus, as this thesis was
a comparative study with future implementation in mind, the solution provided
by the Cadence framework was chosen as it enables both modelling and imple-
mentation interoperability. However, the degree of diﬃculty for the initial setup
is higher, due to a more sophisticated software, making the need for existing
knowledge and procedures crucial. VerilogA code used in this work is built
and based on previous work by employees at Hittite. Also scripts for collect-
ing data and computing important metrics. This greatly reduced the amount of
setup time.
Based on the coeﬃcients and results from the synthesis process, a model of
both the multi-bit 3rd order and single-bit 5th order modulator was set up to study
and verify the diﬀerent structures. The modulator model included the entire
modulator with and without ELD compensation, noise sources and integrator
nonidealities, see E.1. The ﬂow of the model development was to ﬁrst construct
and verify the individual components and then establish the basic core of the
structures. Veriﬁcation included simulation of SNDR, SFDR, OBG, STF peaking
and the integrators output swing.
Equally important is the setup of the testbench to get accurate simulations
and included a stimuli block, the modulator and a measurement block. The stim-
uli block produced the input signal and also the control signals to the modulator,
such as the clock signal. The measuring block consisted by a simple DAC to
produce the modulator spectrum for analysis and derive performance. Based on
the DACs output, a Skill based Ocean script calculated the SNDR and SFDR.
INL and DNL is not applicable to ∆Σ -modulation[6, Ch. 1.5]. Ocean lets you
simulate and analyze circuit data with any simulator integrated in the Virtuoso
enviroment.
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4.3.1 VerilogA Model
The modulator part of the model included fully diﬀerential active RC-integrators,
summation ampliﬁer, S/H, symmetric quantizer and feedback DACs, all funtion-
ality implemented with mixed-signal VerilogA code. Resistors and capacitors
were implemented with sizes obtained from the budgetary noise and performance
estimates. The excess loop delay was set to half a period, incorporated with sim-
ply inverting the clock signal of the feedback DACs. The integrator non-idealities
of ﬁnite DC gain and GBW was included in the OpAmp model of the integrator,
implemented as a single pole transfer function as in equation (24) with code
Vp = vcm + laplace_nd(in_hlf,{Av},{1, 1/(`M_TWO_PI*GBW/Av)});
Other then the theory behind, optimization of these metrics was set to a rea-
sonable minimum without disrupting the performance or stability. In regards to
the OpAmp and DAC noise, generating sources where implemented at the input
and output respectively, as in ﬁgure 18. Resistors were set to generate noise. A
symmetric quantizer and feedback DAC with 7 and 2 levels for the multi-bit and
single-bit modulator was implemented.
4.3.2 Dynamic range scaling
Dynamic range scaling must be done to limit and specify the range of the internal
states of the modulator, i.e. the integrator outputs, and obtain practical values.
As mentioned, this is usually advised to be done through modelling in CT imple-
mentations. The principle of proper nonintrusive scaling is that the NTF needs
to remain overall unaltered before and after. For the 3rd order FB modulator of
equation (20), scaling involves a couple of conditions to ensure this, including
a3c3 = cons1 (50)
a2c2c3 = cons2 (51)
a1c1c2c3 = cons3. (52)
For instance, to maintain the same NTF when tuning c1, c2 and c3 with a
factor k involve
c1 · k ⇒ a1
k
(53)
c2 · k ⇒ a1
k
∪ a2
k
(54)
c3 · k ⇒ a1
k
∪ a2
k
∪ a3
k
(55)
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As mentioned in the methodology introduction, dynamic scaling based on state-
space approach can only estimate values based on sampling instants, but was
performed to give a starting point and as will be seen was quite reasonable.
4.3.3 Conditions for performance estimates
A Skill based Ocean script is set up to evaluate the modulator performance
using the measurement DAC's output. A Hanning window was applied to get an
accurate result when calculating metrics such as the SNDR. The signal component
in the spectral plots consist of three components and thus the summation of these
determines the signal power. In order to avoid spreading the signal power, fs and
fin needs to be relative prime to eachother. For instance, to get coherent sampling
with a desired input signal frequency fin of
1
4 ·OSR (half the bandwidth) and with
4096 DFT points(NBPT), fin is set to 1210953 Hz and fS to 160002048 Hz.
Further, voltages applied was referred to the power supply(AV DD) of 1.8 V, e.q.
VFS = AV DD, Amplsig =
VFS
2 and VCM =
AVDD
2 . Fullscale signal was applied
to the input and consequently the input resistance b1 was adjusted to limit the
signal to the desired stable peak SQNR amplitude. The transient noise minimum
and maximum frequencies were set to [ 1NBPT ·TS , 1G] Hz
4.4 Preliminary budgeting
From the coeﬃcients of the ∆Σ modulator, proper resistor and capacitor values
can be found based on the noise budget. The resistor values are adjusted by the
integrator capacitor and while this directly regulates the resistors and their noise
contributions, the OpAmp noise is controlled by gm1 which is set by its GBW
and the Miller compensation capacitor CC , and consequently its speciﬁcation to
the phase margin(PM)
For budgeting purposes, some rough estimates were made to obtain a complete
overview of power consumptions and enable for a comparison of the diﬀerent
structures. A couple of conditions used include

gm
ID
is typically in the range of 8− 20 and was set to 15
 OpAmp stage 1: gm1 = 2piCCGBW1
 OpAmp stage 2: gm5 = 2piCIntGBW2
 PM was set to 60◦(Appendix: F).
 Sets the GBW2 and the compensation capacitor CC
 GBW2 = 2 ·GBW1 and CC =
CInt
5
 ⇒ gm5 = 10gm1
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To obtain a fully adequate power estimate, the power of the DWA logic and
quantizer needs to be established. From [35], a 7 level DWA can be made from
approximately 250 gates. On the basis of power dissipation data in the TSMC
0.18µm 1.8V SAGE-X process[36] using S2-port ﬁgures of 0.03 µW/MHz, sums
up to a total of 1200 µW, assuming all ports are S2. Further from [37], a typ-
ical 7 level quantizer at 50 MHz use 150 µA leading to a power consumption of
864 µW and 123 µW for a 160 MHz, 7 and 2 level quantizer respectively. The
power consumed in the internal feedback current DACs can be estimated from
the maximum diﬀerential amplitude voltage and the corresponding equivalent
resistor(a1 − a3 in the feedback case). The approximate power consumption of
the quantizer, DWA logic and DACs:
 DWA logic applicable to a multi-bit DAC
 7 level DWA with 250 gates with a consumption of 0.03 µW/MHz(S2)
each
 Results in a total amount of 1200 µW
 Quantizer using 150 µA at 50 MHz
 2 level: 123 µW at 160 MHz
 7 level: 864 µW at 160 MHz
 Feedback DACs
 Determined by voltage amplitude and associated resistor
 E.g. diﬀerential voltage amplitude of 0.9V and Ri =
1
fs · ki ·Ci
The eﬀect of DWA on the DACs can be seen in the matching considerations,
quantiﬁed as Signal-to-Mismatch-Noise Ratio(SMNR)[38]. Without DWA the
requirement to matching is equal to the SFDR of 14 bits, equivalent to 0.04%( 7214 )
referred to one least signiﬁcant bit(LSB). With DWA, it is relaxed to a mere
4.4%LSB or with a margin of two, 2.2%LSB.
4.4.1 Circuit speciﬁcation and dimensioning
The result of extensive and thorough modelling is a precise platform for the
development of implementation requirements for system critical components.
Including nonidealities into this model creates a detailed speciﬁcation for the
circuit-level implementation. Based on the published results, starting guidelines
included:
 DC gain of all OpAmps was set to 40 dB
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 Easily achieved in a two stage OpAmp
 OpAmp GBW was set to a minimum of fs
 2fS may be more suitable towards implementation to avoid problems
with parasitic capacitances, process and temperature variations[24]
 Internal stages exclusive of feedback can however have reduced GBW
requirements
 Speed requirements of the summing ampliﬁer suggests a particular
higher GBW for this OpAmp
 Integrator capacitor values CInt was set to a minimum of 350 fF[39]
 Quantizer parasitic capacitance was assumed to be 50 fF per level[39]
 100 fF and 350 fF for the single-bit and multi-bit 7 level quantizer
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5 Simulations and results
This section describes the observations and results obtained from the three dif-
ferent parts of this work. Decisions and the ﬁnal parameters set was an ongoing
and iterative process based on results from each part. Throughout the following
simulations, mainly the 3rd order feedback structure was used for illustration.
5.1 Results from synthesis
The following candidates was found from synthesis and further investigated. N
is the order and Ql is number of quantization levels.
N OSR Ql OBG Filter SQNR peak STF peaking |STF |fS−fB
3 32 7 2(1.5) FB 94.5(84.26) dB - −116 dB
3    FF @ −1 dB 6.74 dB(19.47 MHz) −66 dB
5  2 1.5 FB 84.97 dB - −197 dB
5    FF @ −5 dB 7.11 dB(8.53 MHz) −74.63 dB
Table 5: Candidates used for further investigating modelling
An OBG of 2 was used in the multi-bit 3rd order case, both as a consequence of
higher tolarable OBG of multi-bit modulators, but also because of spectral tone
behavior found in modelling. For an input signal amplitude of 0.9 V, these SQNRs
translates to quantization noise of 0.9% and 8% of the total amount of noise with
74 dB SNDR. The remaining amount is allocated to the other nonidealities which
are considered the limiting factor in high eﬃciency ADCs.
An OSR of 32 with a bandwidth fB of 2.5 MHz gives a sampling frequency
fS of 160 MHz. The SQNR versus the input level is simultated in ﬁgure 19,
establishing an optimal input level of the two systems. The plot also demonstrates
the larger stable input range of a multi-bit structure in comparison to the single-
bit 5th order. In ﬁgure 20 the STFs for the 3rd order systems are plotted which
clearly shows the inherent anti-aliasing property occuring at fS integer intervals.
Also the undesirable peaking of the FF structure can be observed. The amount
of anti-aliasing is evidently lower in the FF compared to the FB structure, due
to the aforementioned diﬀerent signal ﬁlters L0 they employ.
5.1.1 NTFs and noise gains
The coeﬃcients obtained from the synthesis of the 3rd order system before and
after scaling is summarized in appendix A. Inclusion of the ELD compensation
path a0 alters the values in some degree, however not signiﬁcant. Scaled and
unscaled relations remain the same according to equation set (50)(52). The
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Figure 19: Simulated SQNR against input amplitude of the 3rd and the 5th order
system. Notice that the single-bit 5th order system becomes unstable before the multi-
bit 3rd order
noise transfer function from each integrator input are plotted and quantiﬁed in
ﬁgure 21, ﬁgure 22 and table 6. These functions were obtained from the synthesis
results and with the coeﬃcient values. Table 6 can essentially be used as a scaling
Source 3rd FB 3rd FF 5th FB 5th FF
NGQ -60.7 -60.7 -65.3 -65.3 dB
NG5 -30 -44.3 dB
NG4 -19.6 -40 dB
NG3 -23.4 -36.6 -8.1 -25.5 dB
NG2 -10.2 -18.5 -3.5 -14.5 dB
NG1 0 0 0 0 dB
Table 6: Noise gain(NG) of the NTFs from [0, fB ], equivalent to the amount of noise
suppression at each node. EQ, E1 and E2 −E5 represents the quantization, signal and
internal nodes respectively
platform of the components at each stage. Noticably, internal noise gains are
quite diﬀerent in the FB and FF structure, and in favor of the FF due to the
nature of its structure. Obviously, the 5th order FB modulator will struggle to
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Figure 20: Simulated STFs of a FB and FF 3rd order CT∆Σ modulator showing the
desirable inherent anti-aliasing property. Also notice the diﬀerence in the amount of
aliasing attenuation between the systems and the peaking of the FF system
maintain low noise requirements as the amount of noise suppression is fairly low
for succeeding stages. Also its small coeﬃcients along with the limited input
amplitude will require large capacitor values to suﬃciantly attenuate the inband
noise.
The four structure's transfer functions also show the eﬀect of utilizing res-
onators in the modulator. Notice that only the noise sources deﬁned after a
resonator will get the desirable inband attenuation of the local feedback loops,
e.q. only the quantization noise in the 3rd order system. Using the scaling re-
lations in section 4.3.2, adjustments can be made to customize or tailor speciﬁc
characteristics desired at each node, for instance meeting a certain requirement
set. Also notice the peaking of the internal functions, most evident in the 5th
order feedback.
5.1.2 Noise budget
The total amount of noise available in the two architectures was set from the
SQNR peak input amplitude which was at −1 dBFS and −5 dBFS in the 3rd and
5th order respectively. This translates to noise powers of 12.8nV 2 and 8.06nV 2
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Figure 21: Transfer functions from each integrator input for the 3rd order modulators
investigated. Notice that only the TFs deﬁned after a resonator gets aﬀected by its zero
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Figure 22: Transfer functions from each integrator input for the 5th order modulator
investigated. Notice that only the TFs deﬁned after a resonator gets aﬀected by its zero
46 5 SIMULATIONS AND RESULTS
with a fullscale of 0.9 V. Using the formulas in section 3 and performing an
iterative process of tuning R and C values, the noise ﬁgures in table 7 for the 3rd
order3 are obtained. The feedback DACs are allocated most of the noise. Also
notice that the sources E2 and E3 in the 3rd FF structure, or E2-E5 in the FF
5th order, is without DAC noise contribution. This enables a large part of the
noise to be allocated to the 1st stage as evident from the noise budgets.
Source E1 E2 E3 EQ
Vni,DAC(f) 52.2 69.3 85 63.8 nV
Vni,R(f) 40.3 40.2 38.5 13 nV
Vni,OpAmp(f) 5.9 9.2 12.5 6.26 nV
V 2ni(f)tot 4.4 6.5 8.9 4.3 fV
2
Pni (V
2
ni(f)tot · fB) 11 16.3 22.19 10.7 nV
2
Increase ref. E1 0 3.4 6.1 -0.22 dB
(a) 3rd order FB
Source E1 E2 E3 EQ
Vni,DAC(f) 56.8 63.8 nV
Vni,R(f) 41.4 31.1 48.2 37.5 nV
Vni,OpAmp(f) 9.73 12.5 12.5 6.26 nV
V 2ni(f)tot 5.04 1.1 2.5 5.5 fV
2
Pni (V
2
ni(f)tot · fB) 12.6 2.81 6.2 13.8 nV
2
Increase ref. E1 0 -13.01 -6.16 0.77 dB
(b) 3rd order FF
Table 7: Noise density voltages for the 3rd order feedback and feedforward structure
used in the model
Table 8 for the 3rd order4 modulators show the noise budget based on the
noise ﬁgures, where each source's noise power are weighted with the NG to get
their ﬁnal contribution. The largest share as expected, due to no suppression,
is the 1st stage. In the FF structures almost all of the noise budget can be
allocated to the 1st stage. With the quantization noise share in mind, the 3rd
and 5th order circuit noise budget was targeting approximately 99% and 92% of
the overall noise. Clearly, due to the lower maximum stable input amplitude of
the 5th order structures and therefore the reduced total amount of noise available,
stringent demands are set especially for these structures.
35th order noise voltages in appendix B
45th order noise shares in appendix B
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E1 E2 Remaining Total
Pntot[Pni ·NGi] 11 1.57 0.1 12.6 nV
2
Share 85.6 12.3 0.8 98.7 %
SNDR 74.67 83.11 95 74.06 dB
(a) 3FB
E1 Remaining Total
Pntot[Pni ·NGi] 12.6 0.041 12.64 nV
2
Share 98.4 0.32 98.68 %
SNDR 74.07 99 74.06 dB
(b) 3FF
Table 8: Circuit noise budget, 3rd order structures. The remaining column represents
stage E3 and EQ in the FB structure and stage E2, E3 and EQ in the FF
5.2 Modelling results
The simulation results from the modelling provides a more deﬁnite answer on how
the ﬁnal system will perform. The list of important aspects of CT∆Σ modelling
is quite large so many interesting features have been considered beyond the scope
of this thesis. However, a couple of principles introduced in the theoretical part
of this paper is simulated in addition to the primary goal of synthesis veriﬁcation.
For clarity and if not else speciﬁed, all ﬁgures and plots are based on an OSR of
32, bandwidth fB of 2.5 MHz and a sampling frequency fS of 160 MHz.
The STF peaking distinctive of a feedforward system is shown in ﬁgure 23 for
a 3rd order modulator. By comparing the peak to synthesis values, which found
a 6.74 dB peak at 19.47 MHz, there is a slight diﬀerence. The STF peak in
ﬁgure 23 is roughly at 17.9 MHz with a magnitude of 9.67 dB, 3 dB higher and
1.5 MHz oﬀ the synthesis simulation. The input level versus the SQNR, ﬁgure
24, are in correspondance with synthesis with a peak at approximately −1 dBFS.
As simulated in the synthesis, the SQNR peak is located at −1 dBFS suggesting
that the ideal model depicts similar performance. The four out spectra for the
ideal structures are shown in appendix D. The desirable eﬀect of the resonators
can clearly be seen with one notch in the 3rd order spectrums and two in the 5th
order spectrums.
The simulated performance metrics of the ideal structures is listed in table 9
and show similiar result as obtained in the synthesis.
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Figure 23: STF as a function of the input signal frequency of an ideal 3rd order
feedforward structure illustrating the characteristic peaking. The input amplitude was
set to −12 dB to avoid instability issues
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Figure 24: SQNR versus the input level depicting the stable input range for an ideal
3rd order FF modulater
3FB 3FF 5FB 5FF
SNDR 92.45 92.9 84.6 84.5 dB
SFDR 102 105.1 96.7 93.14 dB
Table 9: Ideal performance metric obtained in modelling
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5.2.1 Scaling and FB/FF swing comparison
Dynamic range scaling of the 3rd order FB structure is depicted for observation
in ﬁgure 25. These waveforms are based only on the built in discrete scaling of
the toolbox and as seen delivered quite decent results. Both unscaled and scaled
(a) Unscaled FB
(b) Scaled FB
Figure 25: Positive integrator outputs of the 3rd order FB modulator, (25a) unscaled
and (25b) scaled. O1(red), O2(blue) and 03(pink) represents integrator output 1, 2 and
3. Notice the large amount of input signal present in the waveforms speciﬁc for feedback
structure
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structures have limited outputs and hence, are stable. As the fullscale voltage
was set to 1.8 V and common mode to 0.9 V, a diﬀerential swing of ±0.45 V
is a practical amount towards implementation, translating to an output swing
restricted to VCM ± 0.45V . Both sets of coeﬃcients in this setup furﬁlled this
implementation speciﬁcation. The scaled waveforms are however closer together,
suggesting that similar speciﬁed ampliﬁers can be implemented in respect to
output swing leading to lower overall design time. As an illustration of the low-
distortion feature in the FF structure, ﬁgure 26 is obtained showing the absence
of input signal through the signaling chain of the modulator. Also in contrast to
the FB, the applied scaling here shows a signiﬁcant improvement. The unscaled
output of the ﬁrst integrator peaks at 3.51 V while more appropriatly just peaks
at 1.172 V when scaled.
5.2.2 Impact of nonidealities
Figure 27 shows the SQNR degradation as a function of ampliﬁer GBW. While
minimal degradation is seen with a low GBW of around fS , integrator swings also
needs to be monitored. This can be observed in the OBG plotted in ﬁgure 28,
where the OBG drastically drops below a certain GBW. Also, when applying a
low GBW, output spectrums starts to show peaking behavior. Both plots show
what was theoretically claimed in section 2.3.3 to be quite accurate. A GBW
product frequency of approximately fS is not severely degrading performance
and can be set as lower limit when considering nonideal eﬀects. Using the ideal,
non ELD compensated 3rd order FB modulator with increasingly delaying DAC
pulses, the plot in ﬁgure 29 is obtained. The modulator can handle an excess
loop delay of approximately 20% before becoming unstable. With the inclusion
of the compensation DAC and modiﬁed coeﬃcients, a delay td of 0.5TS is taken
into account. The performance is equivalent to an ideal, non compesated setup
as can be seen in the 3rd order FB spectrum in ﬁgure 30, achieving an SQNR of
93 dB.
5.2.3 Noise impact
The ELD compensated nonideal spectras of the four structures can be seen in
ﬁgure 31 with their performance metrics depicted in table 10. Comparing the
noise budget in 5.1.2 with the ﬁnal performance metrics simulated, the results
are of similar nature. This worked as the ﬁnal veriﬁcation of the synthesis and
noise analysis/budgeting. The 3rd order structures are close the synthesis results,
while the 5th order suﬀers a minor deviation from ideally calculated values.
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(a) Unscaled FF
(b) Scaled FB
Figure 26: Positive integrator outputs of the 3rd order FF modulator, (26a) unscaled
and (26b) scaled. O1(red), O2(blue), 03(pink) and Q(yellow) represents integrator
output 1, 2, 3 and the quantizer's input. Notice the low amount of input signal present
inside the loop compared to the feedback structure
3FB 3FF 5FB 5FF
SNDR 74.04 74.09 73.3 75.1 dB
SFDR 85.4 86.12 83.6 86.16 dB
Table 10: Final nonideal performance obtained in modelling
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Figure 27: SQNR as a function of the ampliﬁer GBW frequency of an ideal 3rd order
feedforward structure, all integrators use the same GBW product. Notice the drop in
SNR starting at fS
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Figure 28: OBG as a function of the ampliﬁer GBW frequency of an ideal 3rd order
feedforward structure, all integrators use the same GBW product. Notice the drastic
drop in OBG starting just below fS
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Figure 29: SQNR versus ELD for an ideal 3rd order FB structure
Figure 30: Spectra of an ideal ELD compensated 3rd order FB modulator
54 5 SIMULATIONS AND RESULTS
(a) 3rd order FB (b) 3rd order FF
(c) 5th order FB (d) 5th order FF
Figure 31: Output spectra for the nonideal structures with noise, limited DC gain
and GBW, NBPT = 8192, fS = 160006144 Hz, fin = 1191452 Hz, Psig,3rd = −1dBFS
and Psig,5th = −5dBFS
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5.2.4 Implementation speciﬁcation and power budget
The resulting speciﬁcation of the integrators, using the relations deﬁned in section
4.4, from the noise budget is listed in table 11 for the 3rd order5 structures.
From this an estimated power consumption budget can be set up in order to
Spec Int 1 Int 2 Int 3 Sum Unit
A0 40    dB
GBW 320 320 320 1280 MHz
Int Cap 1.6 0.65 0.35 0.35 pF
CC 0.32 0.13 0.07 0.07 pF
gm1 0.64 0.26 0.14 0.56 mS
gm5 6.4 2.6 1.4 0.56 mS
ID1 42.9 17.4 9.4 37.5 uA
ID2 429 174.3 93.8 37.3 uA
(a) 3rd order FB
Spec Int 1 Int 2 Int 3 Sum Unit
A0 40    dB
GBW 320 320 320 1280 MHz
Int Cap 0.58 0.35 0.35 0.35 pF
CC 0.116 0.07 0.07 0.07 pF
gm1 0.23 0.14 0.14 0.563 mS
gm5 2.3 1.4 1.4 5.63 mS
ID1 15.5 9.4 9.4 37.5 uA
ID2 155 94 94 24 uA
(b) 3rd order FF
Table 11: Speciﬁcation of the integrators for the 3rd order structures. Recall gm5, ID2
is dependent on β for the summation ampliﬁer, appendix F
compare the diﬀerent structures. The overall power dissipation for each structure,
including their individual block shares, are listed in table 12 and 13. While the
amount of power consumption is roughly evenly distributed in the 3rd order
structures, almost all of the power in the 5th order structures are dissipated in
the integrators.
55th order integrator speciﬁcation in appendix C
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Structure Int. Q DWADAC1 DAC2 DAC3 DAC4 DAC5 DACELD Total µW
3FB 1515 864 1200 56 32 21 37 3724
3FF 790 864 1200 53 37 2944
5FB 12527 123 N/A 161 186 133 96 45 7 13278
5FF 1892 123 N/A 120 7 2142
Table 12: Power consumption budget
Structure Integrators Quantizer DWADACs
3FB 40 23 33 4 %
3FF 27 29 41 3 %
5FB 94 1 N/A 5 %
5FF 88 6 N/A 6 %
Table 13: Power consumption budget, block shares
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6 Discussion
The application of the ADC was set to communication with an SNDR of 74 dB,
SFDR of 84 dB and a 2.5 MHz input signal bandwidth. Nonidealities such as
excess loop delay, circuit noise, ﬁnite DC gain and GBW was explored and their
impact quantiﬁed. Optimization and power estimation for the entire modulator
was performed in order to be able to make a comparison between each modulator.
6.1 Modulator order and ﬁlter structures
The synthesis simulations found two suitable modulator architectures at an OSR
of 32; a multi-bit 3rd order and a single-bit 5th order achieving 94.5 dB SQNR
at −1 dBFS and 85 dB SQNR at −5 dBFS respectively. A desirable feature of
the 3rd order system included stability enhancing multi-bit quantization. The 5th
order system had the single-bit beneﬁt of inherent linearity and thus the omission
of any element correction techniques. Both feedback and feedforward conﬁgura-
tions of the loop ﬁlter was explored in detail. Key beneﬁtial characteristics of
the FB structure included a superior alias rejection, while for a FF structure, a
low-distortion property applied. The simulated alias attenuation at fS − fB was
−116 dB and −66 dB for the 3rd order FB and FF structures, and −197 dB and
−75 dB for the 5th order FB and FF. With communications as the area of appli-
cation and the possibility of fullscale components close to the carrier frequency,
to completely avoid an AAF require the amount of attenuation at fS − fB to as
good as the SFDR at 84 dB. This demand is furﬁlled only by the FB structures.
However, the buildup of the FB structure involve N − 1 more internal DACs in
comparison to the FF. Also the signal feedforwarding in the FF structures, re-
sult in a low amount of input signal present inside the ﬁlter, reducing integrator
output swings and hence relaxing the requirement of the OpAmps. The result
of this is lower power consumption, but also stability concerns due to the spe-
ciﬁc STF peaking only applicable to FF ﬁlters. For the 3rd and 5th order FF
structures, the simulated STF peak was 6.74 dB at 19.47 MHz and 7.11 dB at
8.53 MHz. In the published literature, due to the many contradicting properties,
a combination of both FB/FF branches are often utilized to obtain advantages
from both structures. 3rd order modulators are often hybrids combining FB/FF
while 5th order FB structures are rarely realized.
6.2 Behavioral modelling
From the established candidates, a behavioral VerilogA model was developed
for veriﬁcation of the synthesized structures and also, by including nonidealities,
analyze crucial, performance degrading parts towards a future implementation.
Modelling using VerilogA along with the Cadence framework was chosen as
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it enables a mixture of model describing blocks and circuit level implementa-
tions. The performance of the four structures when ideally modelled showed
a great correspondance with the synthesized values. Ideal SQNR performance
simulated in modelling was 92.45 dB, 92.9 dB, 84.6 dB and 84.5 dB for the 3rd
order FB/FF and 5th order FB/FF structure respectively. Excess loop delay,
speciﬁc for CT∆Σ implementations, of up to half a period was accounted for
by modifying coeﬃcients and adding a direct feedback DAC. The characteristics
of the system with and without ELD compensation remain the same as desired,
e.q. the ideal 3rd order ELD compensated modulator achieved 93 dB SQNR.
Finite DC gain and limited GBW was also included in the OpAmps and was
found to be destructive when lowered below the already published limits of DC
gain ≈ OSR and GBW ≈ fS . A DC gain of 40 dB is easily achieved in a ∆Σ
suitable two-stage OpAmp and was therefore chosen equal for all OpAmps. A
GBW of 2fS was chosen for integrators to account for implementation speciﬁc
eﬀects such as parasitic capacitances. The crucial summation ampliﬁer infront
of the quantizer needed a signiﬁcantly higher GBW in the range of 8fS − 10fS
to not aﬀect the performance. If lowered, peaking curvature started to appear in
the output spectrums. The design of this circuit is considered one of the main
diﬃcult challenges in CT∆Σ design.
6.3 Noise analysis
After establishing the four structures in both synthesis and behavioral modelling,
a noise analysis was performed speciﬁc to the noise-shaping ∆Σ modulator to
obtain a more detailed speciﬁcation. The noise sources included the resistors,
OpAmps and current DACs. The noise gain from each integrator input node
was found and quantiﬁed. By referring the noise to the input of each stage
and weighting them with the associated noise gain, their contribution to the
overall system is found. The 1st stage is by far the most crucial part as errors
induced here directly adds to the signal. Inside the loop ﬁlter, FF structures
have greater noise suppression compared to their counterparts. For instance, as
seen in table 6, the NG2 of the 2
nd stage in the FB/FF 3rd order structures, are
−10.2 dB and −18.5 dB respectively, which directly translates to the possibility
of allocating a larger part of the noise budget in the FF case, to the 1st stage.
The 5th order FB structure experienced the worst NG ﬁgures with for instance a
NG2 of only −3.5 dB, clearly making the requirements of the subsequent stages
high and power hungry. By using the NTF coeﬃcient relations, the NTFs, and
consequently the NGs, can be adjusted for to meet certain speciﬁc requirements
of internal stages. This was not further explored.
Noise density voltages based on noise budgets targeting an SNDR of 74 dB was
established and made it possible to optimize R and C values depending on each
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stage's contribution. By only considering quantization and the aforementioned
nonidealities, the circuit noise took a ≈ 99% share in the 3rd order and a 92%
share in the 5th order of the overall budget. With all nonidealities included,
the ﬁnal model performance was simulated to 74.04 dB, 74.09 dB, 73.3 dB and
75.1 dB for the FB/FF 3rd order and FB/FF 5th order structures respectively.
6.4 Power budget
Detailed integrator speciﬁcations was developed from the noise analysis. Power
consumption for the quantizer, DACs and their logic was also considered, based
on already published results and/or internal correspondance. This was done to
get a clearer, although quite rough, comparative overview of what the ﬁnal re-
sult with respect to eﬃciency would become. However, the estimates contain
uncertainties and must be veriﬁed in a circuit-level implementation for a deﬁ-
nite solution. The power consumption of the four structures was calculated to
3724 µW, 2944 µW, 13278 µW and 2142 µW for the 3rd order FB/FF and 5th
order FB/FF respectively. In the 3rd order multi-bit setup, the DWA logic takes
up a signiﬁcant amount of the overall power at 33% and 41%. In the 5th or-
der setup, the integrators by far consumes the most amount of power with 94%
and 88% shares. Here, the use of single-bit quantization really show its eﬀect.
Although the FF structures consume the least amount of power, they lack the
alias suppression. With the requirement of an STF attenuation of 84 dB, they
would need an additional AAF on the input, increasing complexity and power
consumption. The 3rd order FB structure consumes a bit more power, but furﬁlls
the anti-alias requirement and can suﬃce without the use of an AAF.
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7 Conclusion
The main objectives of this work was to model and analyze diﬀerent topologies of
the versatile CT∆Σ A/D converter and make an informed decision on the opti-
mal architecture for the performance requirements of 74 dB SNDR, 84 dB SFDR
and an input signal bandwidth of 2.5 MHz. The application of the converter was
communication. Extensive and thorough analysis on nonidealities such as excess
loop delay, circuit noise, ﬁnite DC gain and GBW was explored and their impact
quantiﬁed. Using R. Schreier ∆Σ toolbox and the Cadence framework for syn-
thesis and behavioral modellling, architectural properties could be established,
veriﬁed and optimized.
A 3rd order NTF-aggressive multi-bit modulator and a 5th order single-bit mod-
ulator in feedback and feedforward conﬁgurations, operating at an OSR of 32,
achieved the performance requirements set. The modulators obtained an SQNR
of 94.5 dB and 85 dB respectively. The undesirable STF peaking of the FF struc-
tures was synthesized to 6.74 dB and 7.11 dB. Alias attenuation was superior in
the FB ﬁlters with −116 dB and −197 dB for the 3rd and 5th order FB systems,
and −66 dB and −75 dB for the 3rd and 5th order FF systems. The development
of an in-depth noise analysis speciﬁc for ∆Σ modulators, resulted in a budgeting
scheme for optimizing and dimensioning crucial parts, useful towards a future
implementation. The noise analysis resulted in NG ﬁgures in favor of the FF
structures and with the 5th order FB modulator experiencing the worst perfor-
mance with only slight NG improvement in subsequent stages. The behavioral
model was in great correspondance with the synthesized and estimated results,
and worked both in terms of verifying predicted characteristics, but also specify-
ing crucial parts in detail.
Targeting the 74 dB SNDR with all nonidealities, the 3rd order FB and FF mod-
ulator consumed 3724 µW and 2944 µW, and the 5th order FB and FF 13278 µW
and 2142 µW. The DWA logic applicable to the multi-bit structure used a sig-
niﬁcant amount of the overall power in the 3rd order modulator, while almost all
the power in the single-bit 5th order structures are consumed in the integrators.
Although the feedforward structures consumed the least amount of power under
these quite crude estimations, due to the alias attenuation requirement, the 3rd
order feedback modulator not needing the additional AAF made it the optimal
structure for the given performance speciﬁcations.
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8 Future Work
A natural step forward in the process would be to include circuit-level compo-
nents, based on the speciﬁcations developed, into the model. Eﬀort went into
examining the estimated active RC-integrator speciﬁcation by a real circuit-level
implementation, but due to time constraints were only partly ﬁnished. By includ-
ing a transistor-level implementation for each block, the weaknesses of the model
can be found by studying the actual properties such as noise, power consump-
tion and their inﬂuence on the system. This can be performed individually for
each block to ﬁnd dependencies while maintaining the functionality and integrity
for the overall system. Also slight modiﬁcations to further optimize the general
structures could be explored and quickly compared.
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A 3rd order unscaled, scaled and ELD compen-
sated coeﬃcients
Ideal ELD compensated
Coeﬀ. FB unscaled FB scaled FF unscaled FF scaled FB FF
a1 0.1625 0.1897 1.0131 2.5041 0.1897 2.6641
a2 0.5763 0.2557 0.5763 1.7465 0.2652 2.1632
a3 1.0131 0.3531 0.1567 1.4336 0.3275 2.0104
g1 0.0058 0.0074 0.0058 0.0175 0.0095 0.0227
b1 0.1625 0.1897 1 0.4046 0.1897 0.4958
c1 1 0.3802 1 0.4046 0.3473 0.4958
c2 1 0.7854 1 0.8157 0.6117 0.6101
c3 1 2.8693 1 0.3311 4.0329 0.2547
a0 0.5818 0.5818
Table 14: Scaled coeﬃcients for the ELD compensated 3rd order modulator deﬁned in
section 2.3.1
68B NOISE DENSITY VOLTAGES AND BUDGET FOR THE 5TH ORDER STRUCTURES
B Noise density voltages and budget for the 5th
order structures
Source E1 E2 E3 E4 E5 EQ
Vni,DAC(f) 30.7 28.6 33.8 39.7 58 150 nV
Vni,R(f) 34.1 19.6 25 25.6 34 26.6 nV
Vni,OpAmp(f) 2.34 2.8 3.96 5.24 7.41 10.5 nV
Vni(f)tot 2.11 1.21 1.79 2.26 4.57 23.4 fV
2
Pni (V
2
ni(f)tot · fB) 5.3 3.02 4.47 5.64 11.43 58.4 nV
2
Increase ref. E1 0 -4.84 -1.45 0.57 6.7 20.1 dB
(a) 5th order FB
Source E1 E2 E3 E4 E5 EQ
Vni,DAC(f) 35.6 0 0 0 0 150 nV
Vni,R(f) 39.6 46.5 46.6 63.6 78 119 nV
Vni,OpAmp(f) 5.11 12.5 12.5 12.5 12.5 10.5 nV
Vni(f)tot 2.86 2.32 2.32 4.2 6.24 36.8 fV
2
Pni (V
2
ni(f)tot · fB) 7.16 5.8 5.8 10.5 15.6 92.1 nV
2
Increase ref. E1 0 -1.83 -1.81 3.31 6.75 22.2 dB
(b) 5th order FF
Table 15: Noise density voltages for the 5th order structures
E1 E2 E3 Remaining Total
Pntot[Pni ·NGi] 5.3 1.36 0.7 0.07 7.41 nV
2
Share 65.5 16.9 8.58 0.91 91.9 %
SNR 75.83 81.7 84.66 94.4 74.36 dB
(a) 5FB
E1 Remaining Total
Pntot[Pni ·NGi] 7.16 0.22 7.38 nV
2
Share 88.8 2.8 91.6 %
SNR 74.5 89.5 74.38 dB
(b) 5FF
Table 16: Circuit noise budget, 5th order structures. The remaining column represent
stage E4, E5 and EQ in the FB structure and stage E2, E3, E4, E5, EQ in the FF
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C Integrator speciﬁcations for the 5th order struc-
tures
Spec Int 1 Int 2 Int 3 Int 4 Int 5 Sum Unit
A0 40      dB
GBW 320 320 320 320 320 1600 MHz
Int Cap 10 7 3.5 2 1 0.1 pF
CC 2 1.4 0.7 0.4 0.2 0.02 pF
gm1 4 2.8 1.4 0.8 0.4 0.2 mS
gm5 40 28 14 8 4 0.24 mS
ID1 268 187.6 94 53.6 26.8 13.4 uA
ID2 2680 1875 940 536 268 15.77 uA
(a) 5th order FB
Spec Int 1 Int 2 Int 3 Int 4 Int5 Sum Unit
A0 40      dB
GBW 320 320 320 320 320 1600 MHz
Int Cap 2.1 0.35 0.35 0.35 0.35 0.1 pF
CC 0.42 0.07 0.07 0.07 0.07 0.02 pF
gm1 0.84 0.14 0.14 0.14 0.14 0.2 mS
gm5 8.4 1.4 1.4 1.4 1.4 0.083 mS
ID1 56.3 94 94 94 94 13.4 uA
ID2 563 940 940 940 940 5.6 uA
(b) 5th order FF
Table 17: Speciﬁcation of the integrators for the 5th order structures. Recall gm2, ID2
is dependent on β for the summation ampliﬁer
70 D IDEAL SPECTRAS FOR THE 3RD FB/FF AND 5TH FB/FF
D Ideal spectras for the 3rd FB/FF and 5th FB/FF
(a) Ideal 3rd order FB (b) Ideal 3rd order FF
(c) Ideal 5th order FB (d) Ideal 5th order FF
Figure 32: Spectra for the ideal structures showing the resonator notches with OSR =
32, Psig,3rd = −1dBFS and Psig,5th = −5dBFS, fin = 1240282, fS = 160006144 and
NBPT = 16384
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E Schematics testbench
Figure 33: Cadence Virtuoso Schematic of the testbench including the stimuli, mod-
ulator and measurement block
72 E SCHEMATICS TESTBENCH
E.1 Schematic 3rd order FB modulator
(a) 3rd order FB (b) 3rd order FF
Figure 34: Cadence Virtuoso Schematic of a 3rd order FB/FF modulator with noise
sources and ELD compensation
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F Circuit dimensioning and equations
Finding GBW2 of the summing ampliﬁer with resistive feedback loop
βFB =
RIN
RIN +RSUM
3rd→ Rc3
Rc3 +RSum
βFF =
RIN
RIN +RSUM
3rd→ RINeq
RINeq +RSum
GBWSUM2
GBW
= β
gm2 = GBWSUM2 · 2piCL
Finding GBW2 and Miller capacitor CC from a preset phase margin of 60
◦.
fp1
∼= 1
2piR1Gm2R2CC
fp2
∼= Gm2
2piCL
fZ ∼= Gm2
2piCC
|Av| = A1A2 = Gm1Gm2R1R2
ft = |Av| fp1 =
Gm1
2piCC
fz ≥ 10 · ft, PM = 60◦
PM = 180− tan−1( ft
fp1
)
(
= tan−1(Av) = 90◦
)− tan−1( ft
fp2
)− tan−1( ft
fz
= 0.1)
fp2 = 2.2GBW1
gm2 > 10gm1
CC > 0.22CL
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F.1 Synthesis: Noise gain Matlab code
./Appendix/NoiseGain.m
1 %% Master th e s i s , Lars Rypestøl , NTNU Spring 2011
% Noise t r a n s f e r f unc t i on s
3 % Noise gain e s t imat i on
c l o s e a l l , c l e a r a l l , format compact
5
%Plot s e t t i n g s
7 P = bodeoptions ; % Set phase v i s i b l i t y to o f f and frequency un i t s to
Hz in opt ions
P . PhaseVisible = ' o f f ' ;
9 P . FreqUnits = 'Hz ' ; % Create p l o t with the opt ions s p e c i f i e d by P
P . MagScale= ' l i n e a r ' ;
11 P . FreqScale= ' l og ' ;
P . xlim=[0.001 0 . 5 ] ;
13 P . ylim=[−150 2 0 ] ;
P . Grid= ' on ' ;
15 fs=160e6 ;
[ f1 f2 ] = ds_f1f2 (32 ,0 ) ;
17 w = l i n s p a c e (0 .001*2* pi , 2* pi * (1/(2*32) ) ,100) ;
19 %% 3rd FB
disp ( '−−−−−− 3 rd FB ' )
21 %Co l l e c t ABCD state−space with c o e f f i c i e n t s
[ Acs , Bcs , Ccs , Dc , a , b , c , g , umax ]=ABCD ( 3 , 32 , 2 , 7 , 'FB ' , 'CIFB ' , 1 . 25 e6 ) ;
23 H=tf ( ss ( Acs , Bcs ( : , 2 ) , Ccs , Dc (1 ) ) ) ;
%EQ
25 NTF=1/(1−H ) ;
sEQ=sigma ( NTF , w ) ;
27 rmsEQ=dbv (norm( sEQ ) / sq r t (100) ) ;
29 %E1 t r a n s f e r func t i on
B=[b (1 ) 0 0 ] ' ; D=[0 ] ;
31 NTF_INT1=tf ( ss ( Acs , B , Ccs , D ) ) ;
gain_INT1=NTF_INT1*NTF ;
33 %In t e g r a t i n g
sE1=sigma ( gain_INT1 , w ) ;
35 %Noise gain
rmsE1=dbv (norm( sE1 ) / sq r t (100) )
37
%E2 t r a n s f e r func t i on
39 B=[0 c (1 ) 0 ] ' ;
NTF_INT2=tf ( ss ( Acs , B , Ccs , D ) ) ;
41 gain_INT2=NTF_INT2*NTF ;
sE2=sigma ( gain_INT2 , w ) ;
43 rmsE2=dbv (norm( sE2 ) / sq r t (100) )
45 %E3 t r a n s f e r func t i on
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B=[0 0 c (2 ) ] ' ;
47 NTF_INT3=tf ( ss ( Acs , B , Ccs , D ) ) ;
gain_INT3=NTF_INT3*NTF ;
49 sE3=sigma ( gain_INT3 , w ) ;
rmsE3=dbv (norm( sE3 ) / sq r t (100) )
51
%No opt imiza t i on NTFQ, s e t t i n g r e sonato r to zero
53 Acs ( 2 , 3 ) =0;
H2=tf ( ss ( Acs , Bcs ( : , 2 ) , Ccs , Dc (1 ) ) ) ;
55 NTF2=1/(1−H2 ) ;
sEQ2=sigma ( NTF2 , w ) ;
57 rmsEQ2=dbv (norm( sEQ2 ) / sq r t (100) )
% Plo t t i ng
59 f i gu r e , bodemag ( NTF , gain_INT1 , '−− ' , gain_INT2 , gain_INT3 , P )%bodemag (
NTF, NTF2, '−− ' ,P)%
%legend ( 'NTF_{Q, Opt } ' , 'NTF_Q' , ' Location ' , ' SouthEast ' )
61 legend ( 'NTF_Q ' , 'STF ' , 'E2 ' , 'E3 ' , ' Locat ion ' , ' SouthEast ' )
t i t l e ( ' 3 rd order FB modulator − Noise t r a n s f e r f unc t i on s ' )
63 l i n e ( [ 1 / ( 2*32 ) ; 1/(2*32) ] , [ 5 0 ; −350] , 'LineWidth ' , 1 )
l i n e ( [ 0 . 0 0 1 1/(2*32) ] , [ rmsEQ ; rmsEQ ] )
65 %l i n e ( [ 0 . 0 0 1 1/(2*32) ] , [ rmsEQ2 ; rmsEQ2 ] , ' LineSty le ' , '−− ')
l i n e ( [ 0 . 0 0 1 1/(2*32) ] , [ rmsE3 ; rmsE3 ] )
67 l i n e ( [ 0 . 0 0 1 1/(2*32) ] , [ rmsE2 ; rmsE2 ] )
l i n e ( [ 0 . 0 0 1 1/(2*32) ] , [ rmsE1 ; rmsE1 ] )
69 text (1/60 , rmsEQ , 'NG_{Q, Opt} ' , ' FontSize ' , 8 )
% text (1/60 , rmsEQ2 , 'NG_{Q} ' , ' FontSize ' , 8 )
71 text (0 . 0011 , rmsE3+4, 'NG_3 ' , ' FontSize ' , 8 )
t ex t (0 . 0011 , rmsE2+4, 'NG_2 ' , ' FontSize ' , 8 )
73 text (0 . 0011 , rmsE1+4, 'NG_{STF} ' , ' FontSize ' , 8 )
75 %% 3rd FF
disp ( '−−−−−− 3 rd FF ' )
77 [ Acs , Bcs , Ccs , Dc , a , b , c , g , umax ]=ABCD ( 3 , 32 , 2 , 7 , 'FF ' , 'CIFF ' , 1 . 25 e6 ) ;
H=tf ( ss ( Acs , Bcs ( : , 2 ) , Ccs , Dc (1 ) ) ) ;
79 %EQ
NTF=1/(1−H ) ;
81 sEQ=sigma ( NTF , w ) ;
rmsEQ=dbv (norm( sEQ ) / sq r t (100) )
83 %E1
B=[b (1 ) 0 0 ] ' ; D=[0 ] ;
85 NTF_INT1=tf ( ss ( Acs , B , Ccs , D ) ) ;
gain_INT1=NTF_INT1*NTF ;
87 sE1=sigma ( gain_INT1 , w ) ;
rmsE1=dbv (norm( sE1 ) / sq r t (100) )
89 %E2
B=[0 c (2 ) 0 ] ' ;
91 NTF_INT2=tf ( ss ( Acs , B , Ccs , D ) ) ;
gain_INT2=NTF_INT2*NTF ;
93 sE2=sigma ( gain_INT2 , w ) ;
rmsE2=dbv (norm( sE2 ) / sq r t (100) )
95 %E3
B=[0 0 c (3 ) ] ' ;
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97 NTF_INT3=tf ( ss ( Acs , B , Ccs , D ) ) ;
gain_INT3=NTF_INT3*NTF ;
99 sE3=sigma ( gain_INT3 , w ) ;
rmsE3=dbv (norm( sE3 ) / sq r t (100) )
101 % Plo t t i ng
f i gu r e , bodemag ( NTF , gain_INT1 , '−− ' , gain_INT2 , gain_INT3 , P )
103 legend ( 'NTF ' , 'STF ' , 'E2 ' , 'E3 ' , ' Locat ion ' , ' SouthEast ' )
t i t l e ( ' 3 rd order FF modulator − Noise t r a n s f e r f unc t i on s ' )
105 l i n e ( [ 1 / ( 2*32 ) ; 1/(2*32) ] , [ 5 0 ; −350] , 'LineWidth ' , 1 )
%% 5th FB
107 d i sp ( '−−−−−− 5 th FB ' )
[ Acs , Bcs , Ccs , Dc , a , b , c , g , umax ]=ABCD ( 5 , 3 2 , 1 . 5 , 2 , 'FB ' , 'CIFB ' , 1 . 25 e6 ) ;
109 H=tf ( ss ( Acs , Bcs ( : , 2 ) , Ccs , Dc (1 ) ) ) ;
%EQ
111 NTF=1/(1−H ) ;
sEQ=sigma ( NTF , w ) ;
113 rmsEQ=dbv (norm( sEQ ) / sq r t (100) )
%E1
115 B=[b (1 ) 0 0 0 0 ] ' ; D=[0 ] ;
NTF_INT1=tf ( ss ( Acs , B , Ccs , D ) ) ;
117 gain_INT1=NTF_INT1*NTF ;
sE1=sigma ( gain_INT1 , w ) ;
119 rmsE1=dbv (norm( sE1 ) / sq r t (100) )
%E2
121 B=[0 c (1 ) 0 0 0 ] ' ;
NTF_INT2=tf ( ss ( Acs , B , Ccs , D ) ) ;
123 gain_INT2=NTF_INT2*NTF ;
sE2=sigma ( gain_INT2 , w ) ;
125 rmsE2=dbv (norm( sE2 ) / sq r t (100) )
%E3
127 B=[0 0 c (2 ) 0 0 ] ' ;
NTF_INT3=tf ( ss ( Acs , B , Ccs , D ) ) ;
129 gain_INT3=NTF_INT3*NTF ;
sE3=sigma ( gain_INT3 , w ) ;
131 rmsE3=dbv (norm( sE3 ) / sq r t (100) )
%E4
133 B=[0 0 0 c (3 ) 0 ] ' ;
NTF_INT4=tf ( ss ( Acs , B , Ccs , D ) ) ;
135 gain_INT4=NTF_INT4*NTF ;
sE4=sigma ( gain_INT4 , w ) ;
137 rmsE4=dbv (norm( sE4 ) / sq r t (100) )
%E5
139 B=[0 0 0 0 c (4 ) ] ' ;
NTF_INT5=tf ( ss ( Acs , B , Ccs , D ) ) ;
141 gain_INT5=NTF_INT5*NTF ;
sE5=sigma ( gain_INT5 , w ) ;
143 rmsE5=dbv (norm( sE5 ) / sq r t (100) )
% Plo t t i ng
145 f i gu r e , bodemag ( NTF , gain_INT1 , '−− ' , gain_INT2 , gain_INT3 , gain_INT4 ,
gain_INT5 , P )
l egend ( 'NTF ' , 'STF ' , 'E2 ' , 'E3 ' , 'E4 ' , 'E5 ' , ' Locat ion ' , ' SouthEast ' )
147 t i t l e ( ' 5 th order FB modulator − Noise t r a n s f e r f unc t i on s ' )
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l i n e ( [ 1 / ( 2*32 ) ; 1/(2*32) ] , [ 5 0 ; −350] , 'LineWidth ' , 1 )
149
%% 5th FF
151 d i sp ( '−−−−−− 5 th FF ' )
[ Acs , Bcs , Ccs , Dc , a , b , c , g , umax ]=ABCD ( 5 , 3 2 , 1 . 5 , 2 , 'FF ' , 'CIFF ' , 1 . 25 e6 ) ;
153 H=tf ( ss ( Acs , Bcs ( : , 2 ) , Ccs , Dc (1 ) ) ) ;
%EQ
155 NTF=1/(1−H ) ;
sEQ=sigma ( NTF , w ) ;
157 rmsEQ=dbv (norm( sEQ ) / sq r t (100) )
%E1
159 B=[b (1 ) 0 0 0 0 ] ' ; D=[0 ] ;
NTF_INT1=tf ( ss ( Acs , B , Ccs , D ) ) ;
161 gain_INT1=NTF_INT1*NTF ;
sE1=sigma ( gain_INT1 , w ) ;
163 rmsE1=dbv (norm( sE1 ) / sq r t (100) )
%E2
165 B=[0 c (2 ) 0 0 0 ] ' ;
NTF_INT2=tf ( ss ( Acs , B , Ccs , D ) ) ;
167 gain_INT2=NTF_INT2*NTF ;
sE2=sigma ( gain_INT2 , w ) ;
169 rmsE2=dbv (norm( sE2 ) / sq r t (100) )
%E3
171 B=[0 0 c (3 ) 0 0 ] ' ;
NTF_INT3=tf ( ss ( Acs , B , Ccs , D ) ) ;
173 gain_INT3=NTF_INT3*NTF ;
sE3=sigma ( gain_INT3 , w ) ;
175 rmsE3=dbv (norm( sE3 ) / sq r t (100) )
%E4
177 B=[0 0 0 c (4 ) 0 ] ' ;
NTF_INT4=tf ( ss ( Acs , B , Ccs , D ) ) ;
179 gain_INT4=NTF_INT4*NTF ;
sE4=sigma ( gain_INT4 , w ) ;
181 rmsE4=dbv (norm( sE4 ) / sq r t (100) )
%E5
183 B=[0 0 0 0 c (5 ) ] ' ;
NTF_INT5=tf ( ss ( Acs , B , Ccs , D ) ) ;
185 gain_INT5=NTF_INT5*NTF ;
sE5=sigma ( gain_INT5 , w ) ;
187 rmsE5=dbv (norm( sE5 ) / sq r t (100) )
% Plo t t i ng
189 f i gu r e , bodemag ( NTF , gain_INT1 , '−− ' , gain_INT2 , gain_INT3 , gain_INT4 ,
gain_INT5 , P )
l egend ( 'NTF ' , 'STF ' , 'E2 ' , 'E3 ' , 'E4 ' , 'E5 ' , ' Locat ion ' , ' SouthEast ' )
191 t i t l e ( ' 5 th order FF modulator − Noise t r a n s f e r f unc t i on s ' )
l i n e ( [ 1 / ( 2*32 ) ; 1/(2*32) ] , [ 5 0 ; −350] , 'LineWidth ' , 1 )
F.1.1 ABCD CT state space, continuous to discrete transformation
./Appendix/ABCD.m
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f unc t i on [ Acs , Bcs , Ccs , Dc , a , b , c , g , umax2 , LFc ]=ABCD ( order , osr , obg , nlev ,
form , typ , ftest )
2 %% ABCD CT s t a t e space , d i s c r e t e to cont inuous time t rans fo rmat ion
NTF=synthesizeNTF ( order , osr , 1 , obg , 0 ) ;
4 %% Parameter
x_ampl_inn_max=0.9; %Fu l l s c a l e 1 . 8V
6 %[ f in , f s ]= pr imfreq ( f t e s t ,160 e6 , 4096 , 0 ) ;
test_freq=1210953/160002048;
8 tdac=[0.5 1 . 5 ] ; %ELD delay 0 .5Ts
%ABCD matrix , r e a l i z e NTF in CT
10 [ ABCDc , tdac2 ]=realizeNTF_ct ( NTF , form , tdac ) ;
[ Ac Bc Cc Dc ] = partitionABCD ( ABCDc ) ;
12 %Loop f i l t e r d e s c i p t i on
LFc = ss ( Ac , Bc , Cc , Dc ) ;
14 % Map CT to DT equ iva l en t
[ LF , Gp ] = mapCtoD ( LFc , tdac2 ) ;
16 %LF=d2d (LF , )
ABCD = [ LF . a LF . b ; LF . c LF . d ] ;
18 %Sca l e d i s c r e t e ABCD
[ ABCDs , umax2 , S ] = scaleABCD ( ABCD , nlev , test_freq , 1 , [ ] , x_ampl_inn_max
, [ ] ) ;
20 S = S ( 1 : order , 1 : order ) ; % Don ' t worry about the extra s t a t e s used in
the d−t model
%Sinv = inv (S) ;
22 % Acs=S*Ac*Sinv ; Bcs=S*Bc ; Ccs=Cc*Sinv ;
Acs=S*Ac/S ; Bcs=S*Bc ; Ccs=Cc/S ;
24 ABCDcs = [ Acs Bcs ; Ccs Dc ] ;
%Obtain s ca l ed c o e f f i c i e n t s
26 [ a , g , b , c ]=mapABCD ( ABCDcs , typ ) ;
